R5F212A8SNFP#U0 Renesas Electronics America, R5F212A8SNFP#U0 Datasheet - Page 254

• Manufacturer Part Number: R5F212A8SNFP#U0
• Description: IC R8C/2A MCU FLASH 64LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/2Ar

Specifications of R5F212A8SNFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 55
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 64-LQFP
• For Use With: R0K5212D8S001BE - KIT STARTER FOR R8C/2DR0K5212D8S000BE - KIT DEV FOR R8C/2D
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/2A Group, R8C/2B Group
Rev.2.00
REJ09B0324-0200
Figure 14.58
TRCGRD register
TRCGRB register
TRCCR2 register
TRCMR register
The above applies under the following conditions:
• The TOB bit in the TRCCR1 register is set to 0 (initial level is “L”, “H” output at compare match with the TRCGRC register, “L” output at compare
• Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger input disabled).
TRCSR register
TRCSR register
TRCSR register
TRCIOB output
match with the TRCGRB register).
TSTART bit in
Nov 26, 2007
CSEL bit in
IMFC bit in
IMFA bit in
IMFB bit in
Count source
Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)
FFFFh
TRC register value
0000h
m
n
p
1
0
1
0
1
0
1
0
1
0
“L” initial output
“H” output at TRCGRC
register compare match
Previous value held if the
TSTART bit is set to 0
Page 232 of 580
p+1
Set to 0 by a program
Return to initial output
if the TSTART bit is
set to 0
n
No change
Set to 0000h
by a program
Transfer from buffer register to general register
m+1
n+1
p+1
Transfer
Set to 1 by
a program
“H” output at TRCGRC register
compare match
Set to 0 by a program
“L” output at TRCGRB
register compare match
n
m: TRCGRA register setting value
n: TRCGRB register setting value
p: TRCGRC register setting value
Next data
Set to 0 by a program
TRC register cleared
at TRCGRA register
compare match
No change
TSTART bit
is set to 0
Count stops
because the
CSEL bit is
set to 1
Transfer
14. Timers