PIC18C658/CL Microchip Technology, PIC18C658/CL Datasheet - Page 118

• Manufacturer Part Number: PIC18C658/CL
• Description: IC MCU OTP 16KX16 CAN 68-PLCC
• Manufacturer: Microchip Technology
• Series: PIC® 18Cr

Specifications of PIC18C658/CL

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: CAN, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LVD, POR, PWM, WDT
• Number Of I /o: 52
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: OTP
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 68-PLCC
• For Use With: AC164308 - MODULE SKT FOR PM3 68PLCCDVA18PQ640 - DEVICE ADAPT PIC18C658 64-TQFP
• Lead Free Status / RoHS Status: Request inventory verification / Request inventory verification
• Eeprom Size: -
• Other names: Q1068347

PIC18CXX8
11.1
Timer1 can operate in one of these modes:
• As a timer
• As a synchronous counter
• As an asynchronous counter
The operating mode is determined by the clock select
bit, TMR1CS (T1CON register).
FIGURE 11-1: TIMER1 BLOCK DIAGRAM
FIGURE 11-2: TIMER1 BLOCK DIAGRAM: 16-BIT READ/WRITE MODE
DS30475A-page 118
T13CKI/T1OSO
Note 1:
Note 1:
T13CKI/T1OSO
T1OSI
TMR1IF
Overflow
Interrupt
Flag bit
Data Bus<7:0>
Timer1 Operation
Write TMR1L
Read TMR1L
TMR1IF
Overflow
Interrupt
Flag Bit
When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This reduces power drain.
T1OSI
When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This reduces power drain.
8
T1OSC
high byte
TMR1H
Timer 1
8
TMR1H
T1OSC
8
TMR1
TMR1
Oscillator
Enable
T1OSCEN
T1OSCEN
Enable
Oscillator
TMR1L
TMR1L
Advanced Information
8
(1)
CLR
(1)
Clock
Internal
F
OSC
Clock
Internal
Fosc/4
TMR1ON
/4
CCP Special Event Trigger
On/Off
TMR1ON
TMR1CS
Special Event Trigger
On/Off
1
0
When TMR1CS is clear, Timer1 increments every
instruction cycle. When TMR1CS is set, Timer1 incre-
ments on every rising edge of the external clock input
or the Timer1 oscillator, if enabled.
When the Timer1 oscillator is enabled (T1OSCEN is
set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins
become inputs. That is, the TRISC<1:0> value is
ignored.
Timer1 also has an internal “RESET input”. This
RESET can be generated by the CCP module
(Section 14.0).
TMR1CS
1
0
T1CKPS1:T1CKPS0
T1SYNC
Prescaler
1, 2, 4, 8
T1CKPS1:T1CKPS0
T1SYNC
Prescaler
1, 2, 4, 8
0
1
2
0
1
2
 2000 Microchip Technology Inc.
Synchronized
Clock Input
Synchronize
SLEEP Input
Synchronized
Clock Input
Synchronize
SLEEP Input
det
det