AT89LS8252-12JC Atmel, AT89LS8252-12JC Datasheet - Page 4

IC MICRO CTRL 12MHZ 44PLCC

AT89LS8252-12JC

Manufacturer Part Number
AT89LS8252-12JC
Description
IC MICRO CTRL 12MHZ 44PLCC
Manufacturer
Atmel
Series
89LSr
Datasheet

Specifications of AT89LS8252-12JC

Core Processor
8051
Core Size
8-Bit
Speed
12MHz
Connectivity
SPI, UART/USART
Peripherals
POR, WDT
Number Of I /o
32
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 6 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Converters
-
Other names
AT89LS825212JC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89LS8252-12JC
Manufacturer:
Atmel
Quantity:
10 000
Pin Description
Furthermore, P1.4, P1.5, P1.6, and P1.7 can be configured
as the SPI slave port select, data input/output and shift
clock input/output pins as shown in the following table.
Port 1 also receives the low-order address bytes during
Flash programming and verification.
Port 2
Port 2 is an 8-bit bidirectional I/O port with internal pullups.
The Port 2 output buffers can sink/source four TTL inputs.
When 1s are written to Port 2 pins, they are pulled high by
the internal pullups and can be used as inputs. As inputs,
Port 2 pins that are externally being pulled low will source
current (I
Port 2 emits the high-order address byte during fetches
from external program memory and during accesses to
external data memory that use 16-bit addresses (MOVX @
DPTR). In this application, Port 2 uses strong internal pul-
lups when emitting 1s. During accesses to external data
memory that use 8-bit addresses (MOVX @ RI), Port 2
emits the contents of the P2 Special Function Register.
Port 2 also receives the high-order address bits and some
control signals during Flash programming and verification.
Port 3
Port 3 is an 8 bit bidirectional I/O port with internal pullups.
The Port 3 output buffers can sink/source four TTL inputs.
When 1s are written to Port 3 pins, they are pulled high by
the internal pullups and can be used as inputs. As inputs,
Port 3 pins that are externally being pulled low will source
current (I
Port 3 also serves the functions of various special features
of the AT89LS8252, as shown in the following table.
Port 3 also receives some control signals for Flash pro-
gramming and verification.
4
Port Pin
P1.0
P1.1
P1.4
P1.5
P1.6
P1.7
IL
IL
) because of the internal pullups.
) because of the pullups.
AT89LS8252
Alternate Functions
T2 (external count input to Timer/Counter
2), clock-out
T2EX (Timer/Counter 2 capture/reload
trigger and direction control)
SS (Slave port select input)
MOSI (Master data output, slave data input
pin for SPI channel)
MISO (Master data input, slave data output
pin for SPI channel)
SCK (Master clock output, slave clock input
pin for SPI channel)
RST
Reset input. A high on this pin for two machine cycles while
the oscillator is running resets the device.
ALE/PROG
Address Latch Enable is an output pulse for latching the
low byte of the address during accesses to external mem-
ory. This pin is also the program pulse input (PROG) during
Flash programming.
In normal operation, ALE is emitted at a constant rate of 1/
6 the oscillator frequency and may be used for external tim-
ing or clocking purposes. Note, however, that one ALE
pulse is skipped during each access to external data mem-
ory.
If desired, ALE operation can be disabled by setting bit 0 of
SFR location 8EH. With the bit set, ALE is active only dur-
ing a MOVX or MOVC instruction. Otherwise, the pin is
weakly pulled high. Setting the ALE-disable bit has no
effect if the microcontroller is in external execution mode.
PSEN
Program Store Enable is the read strobe to external pro-
gram memory.
When the AT89LS8252 is executing code from external
program memory, PSEN is activated twice each machine
cycle, except that two PSEN activations are skipped during
each access to external data memory.
EA/V
External Access Enable. EA must be strapped to GND in
order to enable the device to fetch code from external pro-
gram memory locations starting at 0000H up to FFFFH.
Note, however, that if lock bit 1 is programmed, EA will be
internally latched on reset.
EA should be strapped to V
tions. This pin also receives the 12-volt programming
enable voltage (V
volt programming is selected.
Port Pin
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
PP
Alternate Functions
RXD (serial input port)
TXD (serial output port)
INT0 (external interrupt 0)
INT1 (external interrupt 1)
T0 (timer 0 external input)
T1 (timer 1 external input)
WR (external data memory write strobe)
RD (external data memory read strobe)
PP
) during Flash programming when 12-
CC
for internal program execu-
0850C–MICRO–3/06

Related parts for AT89LS8252-12JC