HD6417032F20 Renesas Electronics America, HD6417032F20 Datasheet - Page 247

IC SUPERH MPU ROMLESS 112QFP

HD6417032F20

Manufacturer Part Number
HD6417032F20
Description
IC SUPERH MPU ROMLESS 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7030r
Datasheet

Specifications of HD6417032F20

Core Processor
SH-1
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417032F20
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417032F20
Manufacturer:
AMCC
Quantity:
5 510
Part Number:
HD6417032F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417032F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417032F20V
Manufacturer:
TI
Quantity:
201
Part Number:
HD6417032F20V
Manufacturer:
RENESAS
Quantity:
20
9.4.3
In this example, the results of an A/D conversion by the on-chip A/D converter are transferred to
external memory using DMAC channel 3. Input from channel 0 (AN0) is A/D-converted using
scan mode. Table 9.9 shows the transfer conditions and register settings.
Table 9.9
Transfer Conditions
Transfer source: ADDRA of on-chip A/D converter
Transfer destination: external memory
Number of transfers: 16
Transfer destination address: incremented
Transfer source address: fixed
Transfer request source (transfer request signal): A/D
converter (ADI)
Bus mode: cycle-steal
Transfer unit: word
DEI interrupt request generated at end of transfer (channel 3
enabled for transfer)
Channel priority order: fixed (0 > 3 > 2 > 1) (all channels
enabled for transfer)
Example of DMA Transfer Between On-Chip A/D Converter and External
Memory
Transfer Conditions and Register Settings for Transfer Between On-Chip A/D
Converter and External Memory
Section 9 Direct Memory Access Controller (DMAC)
Rev. 7.00 Jan 31, 2006 page 219 of 658
SAR3
CHCR3
Register
DAR3
TCR3
DMAOR
Setting
H'FFFFEE0
(ADDRAH register
address)
Destination address
H'0010
H'4D0D
H'0001
REJ09B0272-0700

Related parts for HD6417032F20