HD6417032F20 Renesas Electronics America, HD6417032F20 Datasheet - Page 294

IC SUPERH MPU ROMLESS 112QFP

HD6417032F20

Manufacturer Part Number
HD6417032F20
Description
IC SUPERH MPU ROMLESS 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7030r
Datasheet

Specifications of HD6417032F20

Core Processor
SH-1
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417032F20
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417032F20
Manufacturer:
AMCC
Quantity:
5 510
Part Number:
HD6417032F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417032F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417032F20V
Manufacturer:
TI
Quantity:
201
Part Number:
HD6417032F20V
Manufacturer:
RENESAS
Quantity:
20
Section 10 16-Bit Integrated Timer Pulse Unit (ITU)
10.4.3
In synchronizing mode, two or more timer counters can be rewritten simultaneously (synchronized
preset). Multiple timer counters can also be cleared simultaneously using TCR settings
(synchronized clear). Synchronizing mode enables the general registers to be incremented with a
single time base. All five channels can be set for synchronous operation.
Procedure for Selecting Synchronizing Mode (figure 10.26):
Rev. 7.00 Jan 31, 2006 page 266 of 658
REJ09B0272-0700
1. Set 1 in the SYNC bit of the timer synchro register (TSNC) to use the channels in the
2. When a value is written in TCNT in any of the synchronized channels, the same value is
3. Set the counter to clear with compare match/input capture using bits CCLR1 and CCLR0 in
4. Set the counter clear source to synchronized clear using the CCLR1 and CCLR0 bits.
5. Set the STR bits in TSTR to 1 to start the TCNT count.
Set synchronizing mode
Synchronizing preset
synchronizing mode.
simultaneously written in TCNT in the other channels.
TCR.
Select synchronizing
Synchronized preset
Synchronizing Mode
Set TCNT
mode
Figure 10.26 Procedure for Selecting Synchronizing Mode
(2)
(1)
Synchronized clear
generated clear
Select counter
Counter clear
Start counting
Channel that
clear source
source?
Yes
No
(3)
(5)
Synchronized clear
Select counter
Start counting
clear source
(4)
(5)

Related parts for HD6417032F20