DSP56F807VF80 Freescale Semiconductor, DSP56F807VF80 Datasheet - Page 57

no-image

DSP56F807VF80

Manufacturer Part Number
DSP56F807VF80
Description
IC DSP 80MHZ 60K FLASH 160-BGA
Manufacturer
Freescale Semiconductor
Series
56F8xxr
Datasheet

Specifications of DSP56F807VF80

Core Processor
56800
Core Size
16-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
32
Program Memory Size
136KB (68K x 16)
Program Memory Type
FLASH
Ram Size
6K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
160-MAPBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56F807VF80
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
DSP56F807VF80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807VF80E
Manufacturer:
FREESCA
Quantity:
250
Part Number:
DSP56F807VF80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F807VF80E
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
Ensure that capacitor leads and associated printed circuit traces that connect to the chip V
are less than 0.5 inch per capacitor lead.
Bypass the V
capacitor such as a tantalum capacitor.
Because the controller’s output signals have fast rise and fall times, PCB trace lengths should be minimal.
Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance.
This is especially critical in systems with higher capacitive loads that could create higher transient currents
in the V
Take special care to minimize noise levels on the VREF, V
Designs that utilize the TRST pin for JTAG port or OnCE module functionality (such as development or
debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means
to assert TRST independently of RESET. TRST must be asserted at power up for proper operation. Designs
that do not require debugging functionality, such as consumer products, TRST should be tied low.
Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an
interface to this port to allow in-circuit Flash programming.
DD
and V
DD
and V
SS
circuits.
SS
layers of the PCB with approximately 100 μF, preferably with a high-grade
56F807 Technical Data Technical Data, Rev. 16
DDA
and V
SSA
pins.
Electrical Design Considerations
DD
and V
SS
pins
57

Related parts for DSP56F807VF80