XRT75R03IVTR Exar Corporation, XRT75R03IVTR Datasheet
XRT75R03IVTR
Specifications of XRT75R03IVTR
Available stocks
Related parts for XRT75R03IVTR
XRT75R03IVTR Summary of contents
Page 1
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR MARCH 2006 GENERAL DESCRIPTION The XRT75R03 is a three-channel fully integrated Line Interface Unit (LIU) featuring EXAR’s R Technology (Reconfigurable, Relayless Redundancy) with Jitter Attenuator for E3/DS3/STS-1 ...
Page 2
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 IGURE LOCK IAGRAM OF THE SDI SDO Serial INT Processor SClk Interface CS RESET HOST/HW Peak Detector STS-1/DS3_(n) E3_(n) REQEN_(n) AGC/ RTIP_(n) Equalizer RRing_(n) ...
Page 3
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR XRT75R03 IGURE THE RLOL_1 103 RLOS_1 104 EXDGND 105 SFM_EN 106 E3Clk/CLK_EN 107 DS3Clk/CLK_OUT 108 109 STS-1Clk/12M 110 EXDVDD 111 ...
Page 4
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 GENERAL DESCRIPTION .................................................................................................1 FEATURES .........................................................................................................................1 A ................................................................................................................................................1 PPLICATIONS XRT 75R03.............................................................................................................................. 2 IGURE LOCK IAGRAM OF THE RANSMIT NTERFACE HARACTERISTICS R I ...
Page 5
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 6.0 THE RECEIVER SECTION: ................................................................................................................. 43 6.1 AGC/EQUALIZER: .......................................................................................................................................... 43 6.1.1 INTERFERENCE TOLERANCE: ................................................................................................................................ IGURE NTERFERENCE ARGIN F 19 ...
Page 6
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 9.2.3 REMOTE LOOPBACK:............................................................................................................................................... .................................................................................................................................................... 86 IGURE EMOTE OOPBACK 9.3 TRANSMIT ALL ONES (TAOS): .................................................................................................................... (TAOS) ...................................................................................................................................... 87 ...
Page 7
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR PIN DESCRIPTIONS ( BY FUNCTION SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS IGNAL AME 38 TxON_0 1 TxON_1 125 TxON_2 35 ...
Page 8
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS IGNAL AME YPE 34 TPDATA_0/TxDATA_0 3 TPDATA_1/TxDATA_1 25 TPDATA_2/TxDATA_2 33 TNData_0 2 TNData_1 24 TNData_2 ...
Page 9
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS IGNAL AME YPE 37 TAOS_0 7 TAOS_1 8 TAOS_2 36 TxLEV_0 9 TxLEV_1 10 ...
Page 10
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS IGNAL AME 40 DMO_0 127 DMO_1 22 DMO_2 67 TxClkINV/ SClk YPE O Drive Monitor ...
Page 11
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR TRANSMIT LINE SIDE PINS IGNAL AME YPE 30 TTIP_0 O 11 TTIP_1 21 TTIP_2 28 TRing_0 O 13 TRing_1 19 TRing_2 ...
Page 12
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 TRANSMIT LINE SIDE PINS IGNAL AME YPE 31 MTIP_0 I 6 MTIP_1 17 MTIP_2 32 MRing_0 I 5 MRing_1 16 MRing_2 D ...
Page 13
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 60 RLOS_0 O 104 RLOS_1 63 RLOS_2 61 RLOL_0 O 103 ...
Page 14
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 57 RNEG_0/LCV_0 O 113 RNEG_1/LCV_1 52 RNEG_2/LCV_2 56 RxClk_0 O 114 RxClk_1 ...
Page 15
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 71 LOSMUT/ I/O INT 99 LOSTHR I D ESCRIPTION Muting Upon ...
Page 16
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 69 RxMON/ I SDO 68 RxON/ I SDI D ESCRIPTION Receiver Monitor ...
Page 17
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 66 RxClkINV 106 SFM_EN I D ESCRIPTION Receive Clock ...
Page 18
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 107 E3Clk/ CLK_EN I D ESCRIPTION E3 Reference Clock Input/SFM Clock Output ...
Page 19
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS IGNAL AME YPE 108 DS3Clk/ CLK_OUT I/O 109 STS-1Clk/ 12M I D ESCRIPTION DS3 ...
Page 20
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 RECEIVE LINE SIDE PINS IGNAL AME YPE 79 RTIP_0 I 91 RTIP_1 88 RTIP_2 78 RRing_0 I 92 RRing_1 87 RRing_2 D ...
Page 21
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR GENERAL CONTROL PINS IGNAL AME YPE 65 SR/ E3_0 I 94 E3_1 85 E3_2 D ESCRIPTION Single-Rail/Dual-Rail Select Input ...
Page 22
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 GENERAL CONTROL PINS IGNAL AME YPE 72 STS-1/DS3_0 I 98 STS-1/DS3_1 81 STS-1/DS3_2 74 RLB_0 I 96 RLB_1 83 RLB_2 73 LLB_0 ...
Page 23
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR GENERAL CONTROL PINS IGNAL AME YPE 62 ICT I 70 HOST/HW I CONTROL AND ALARM INTERFACE ...
Page 24
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 JITTER ATTENUATOR INTERFACE 42 JA1 I 43 JATx/Rx I Microprocessor Serial INTERFACE - (HOST MODE IGNAL AME YPE 69 SDO/RxMON I/O 68 ...
Page 25
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR Microprocessor Serial INTERFACE - (HOST MODE IGNAL AME YPE 67 SClk/TCLKINV I 66 CS/RCLKINV I 71 INT/LOSMUT O 101 RESET I ...
Page 26
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 POWER SUPPLY AND GROUND PINS AME YPE 39 TxAVDD_0 **** 128 TxAVDD_1 23 TxAVDD_2 121 REFAVDD 46 JAVDD_0 **** 120 JAVDD_1 ...
Page 27
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR XRT75R03 PIN LISTING IN NUMERICAL ORDER AME YPE 1 TxON_1 I 2 TNDATA_1 I 3 TPDATA_1 I 4 TxCLK_1 I ...
Page 28
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 XRT75R03 PIN LISTING IN NUMERICAL ORDER AME YPE 30 TTIP_0 O 31 MTIP_0 I 32 MRING_0 I 33 TNDATA_0 I 34 ...
Page 29
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR XRT75R03 PIN LISTING IN NUMERICAL ORDER AME YPE 62 ICT I 63 RLOS_2 O 64 RLOL_2 O 65 SR/DR I ...
Page 30
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 XRT75R03 PIN LISTING IN NUMERICAL ORDER AME YPE 91 RTIP_1 I 92 RRING_1 I 93 RxAVDD_1 *** 94 E3_1 I 95 ...
Page 31
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR XRT75R03 PIN LISTING IN NUMERICAL ORDER AME YPE 122 RXA *** 123 RXB *** 124 REFGND *** 125 TxON_2 I ...
Page 32
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 3 1.0 R TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY) Redundancy is used to introduce reliability and protection into network card design. The redundant card in many cases is an exact ...
Page 33
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 2.0 ELECTRICAL CHARACTERISTICS P SYMBOL ARAMETER V Supply Voltage DD V Input Voltage at any Pin IN I Input current at any pin IN S Storage Temperature ...
Page 34
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 3.0 TIMING CHARACTERISTICS IGURE YPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE Terminal Equipment (E3/DS3 or STS-1 Framer IGURE RANSMITTER ERMINAL ...
Page 35
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR IGURE ECEIVER ATA OUTPUT AND CODE VIOLATION TIMING t RxClk LCV t CO RPOS or RNEG SYMBOL PARAMETER RxClk Duty Cycle E3 DS3 ...
Page 36
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 4.0 LINE SIDE CHARACTERISTICS: 4.1 E3 line side parameters: The XRT75R03 line output at the transformer output meets the pulse shape specified in ITU-T G.703 for 34.368 Mbits/s ...
Page 37
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR ABLE RANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS PARAMETER T RANSMITTER LINE SIDE OUTPUT CHARACTERISTICS Transmit Output Pulse Amplitude (Measured ...
Page 38
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 GR-253 CORE T IGURE ELLCORE 1.2 1 0.8 0.6 0.4 0 IME IN NIT NTERVALS < < -0.85 T ...
Page 39
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 5: STS ABLE RANSMITTER INE P ARAMETER T RANSMITTER LINE SIDE OUTPUT CHARACTERISTICS Transmit Output Pulse Amplitude (measured with TxLEV = 0) Transmit Output ...
Page 40
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 IGURE RANSMIT UPUT ULSE 1.2 1 0.8 0.6 0.4 0 IME IN NIT NTERVALS < < -0.85 T ...
Page 41
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 7: DS3 T L ABLE RANSMITTER INE P ARAMETER T RANSMITTER LINE SIDE OUTPUT CHARACTERISTICS Transmit Output Pulse Amplitude (measured with TxLEV = 0) Transmit Output ...
Page 42
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 IGURE IMING IAGRAM FOR THE SCLK SDI R/W CS SCLK SDO D0 Hi-Z Don’t ...
Page 43
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR FUNCTIONAL DESCRIPTION: Figure 1 shows the functional block diagram of the device. Each channel can be independently configured either by Hardware Mode or by Host Mode to ...
Page 44
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 5 RANSMIT LOCK The Transmit Clock applied via TxClk_n pins, for the selected data rate (for E3 = 34.368 MHz, DS3 = 44.736 MHz or ...
Page 45
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR N : OTES 1. When Dual-Rail data format is selected, the B3ZS/HDB3 Encoder is automatically disabled Single-Rail format, the Bipolar Violations in the incoming data ...
Page 46
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 5.4 Transmit Drive Monitor: This feature is used for monitoring the transmit line for occurrence of fault conditions such as a short circuit on the line or a ...
Page 47
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR signal to reduce Inter-Symbol Interference (ISI) so that the slicer slices the signal at 50% of peak voltage to generate Positive and Negative data. The Equalizer can ...
Page 48
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 IGURE NTERFERENCE ARGIN Attenuator 1 Sine Wave N Generator 17.184mHz Signal Source PRBS T ABLE M C ODE ABLE E3 ...
Page 49
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR Data/Clock Recovery Mode: In the presence of input line signals on the RTIP_n and RRing_n input pins and when the frequency difference between the recovered clock signal ...
Page 50
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 IGURE OSS F IGNAL EFINITION FOR 0 dB -12 dB -15dB -35dB As defined in ITU-T G.775, an LOS condition is also ...
Page 51
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 6.4.3 Muting the Recovered Data with LOS condition: When the LOS condition is declared, the clock recovery circuit locks into the reference clock applied to the ExClk_n ...
Page 52
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 IGURE NPUT ITTER OLERANCE 1.5 0.3 0.15 0.1 0.01 0.03 JITTER FREQUENCY (kHz) 7.1.2 E3 Jitter Tolerance Requirements: ...
Page 53
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 11 ABLE ITTER MPLITUDE VERSUS I J NPUT ATE S TANDARD ( / ) 34368 ITU-T G.823 1.5 ...
Page 54
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 ATE M ASK ( ) KBITS G.823 34368 ETSI-TBR-24 44736 GR-499, Cat I GR-499, Cat II GR-253 CORE 51840 GR-253 CORE The jitter attenuator within the ...
Page 55
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR When the XRT75R03 is configured in Host mode, the following input pins,TxLEV_n, TAOS_n, RLB_n, LLB_n, E3_n, STS-1/DS3_n, REQEN_n, JATx/Rx, JA0 and JA1 are disabled and must be ...
Page 56
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 T ABLE A DDRES EGISTER AME IT L OCATIO N 0x00 APS/Redun- Reserved RxON Ch 2 RxON Ch dancy Control Register 0x01 Source ...
Page 57
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T ABLE A DDRES EGISTER AME IT L OCATIO N 0x09 Source Level Interrupt Enable Register - Ch 0 0x0A Source Level ...
Page 58
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 T ABLE A DDRES EGISTER AME IT L OCATIO N 0x11 Source Level Interrupt Enable Register - Ch 0 0x12 Source Level Interrupt ...
Page 59
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T ABLE A DDRES EGISTER AME IT L OCATIO N 0x22 - Reserved 0x3D 0x3E Device Part 0 Number Register 0x3F Chip ...
Page 60
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 ABLE OMMAND EGISTER DDRESS OMMAND EGISTER 0x0B CR11 0x0C CR12 0x0D CR13 0x0E CR14 0x0F CR15 0x10 CR16 0x11 CR17 ...
Page 61
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR THE GLOBAL/CHIP-LEVEL REGISTERS The register set, within the XRT75R03 consists of five "Global" or "Chip-Level" Registers and 21 per-Channel Registers. This section will present detailed information on ...
Page 62
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 AME YPE N UMBER 5 RxON RxON Reserved R TxON Ch 2 ...
Page 63
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR AME YPE N UMBER 1 TxON TxON EFAULT V ALUE Transmit Section ON ...
Page 64
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 ABLE LOCK EVEL Reserved R/O R/O R AME ...
Page 65
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 20 ABLE LOCK EVEL Reserved R/O R/O R ...
Page 66
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME YPE 1 Channel 1 R/W Interrupt Status 0 Channel 0 R/W Interrupt Status T 21 ABLE EVICE ART B ...
Page 67
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 22 ABLE HIP EVISION R/O R/O R UMBER AME ...
Page 68
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 ABLE OMMAND EGISTER DDRESS OMMAND EGISTER 0x0D CR13 0x0E CR14 0x0F CR15 0x10 CR16 0x11 CR17 0x12 CR18 0x13 CR19 ...
Page 69
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REGISTER DESCRIPTION - PER CHANNEL REGISTERS T 24 ABLE OURCE EVEL NTERRUPT Unused R/O R/O ...
Page 70
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 1 Change of LOS Condition Interrupt Enable 0 Change of DMO Condition Interrupt Enable D EFAULT T YPE V ALUE R/W 0 ...
Page 71
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 25 ABLE OURCE EVEL NTERRUPT Unused R/O R/O R ...
Page 72
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 1 Change of LOS Condition Interrupt Status 0 Change of DMO Condition Interrupt Status D EFAULT T YPE V ALUE RUR 0 ...
Page 73
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 26 ABLE LARM Unused Loss of PRBS Digital LOS Pattern Sync Defect Declared R/O R/O R/O ...
Page 74
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 5 Digital LOS Defect Declared D EFAULT T YPE V ALUE R/O 0 Digital LOS Defect Declared: This READ-ONLY bit-field indicates whether ...
Page 75
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR UMBER AME 4 Analog LOS Defect Declared D EFAULT T YPE V ALUE R/O 0 Analog LOS Defect Declared: This READ-ONLY bit-field indicates ...
Page 76
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 3 FL Alarm Declared 2 Receive LOL Con- dition Declared D EFAULT T YPE V ALUE R (FIFO Limit) Alarm ...
Page 77
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR UMBER AME 1 Receive LOS Defect Condition Declared 0 Transmit DMO Condition Declared D EFAULT T YPE V ALUE R/O 0 Receive LOS ...
Page 78
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 T 27: T ABLE RANSMIT Unused Internal Transmit Drive Monitor R/O R/O R ...
Page 79
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR UMBER AME 4 Insert PRBS Error 3 Unused 2 TAOS D EFAULT T YPE V ALUE R/W 0 Insert PRBS Error - Channel_n: ...
Page 80
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 1 TxCLKINV 0 TxLEV D EFAULT T YPE V ALUE R/W 0 Transmit Clock Invert Select - Channel_n: This READ/WRITE bit-field is ...
Page 81
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 28 ABLE ECEIVE Unused Disable DLOS Detector R/O R/O R ...
Page 82
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 2 LOSMUT Enable 1 Receive Monitor Mode Enable 0 Receive Equalizer Enable D EFAULT T YPE V ALUE R/W 0 Muting upon ...
Page 83
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR T 29: C ABLE HANNEL Unused PRBS Enable Ch_n R/O R/O R ...
Page 84
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 UMBER AME 4 RLB_n 3 LLB_n 2 E3_n D EFAULT T YPE V ALUE R/W 0 Loop-Back Select - RLB Bit - Channel_n: This ...
Page 85
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR UMBER AME 1 DS3 STS- SR/DR_n D EFAULT T YPE V ALUE R/W 0 STS-1/DS3 Mode Select - Channel_n: This READ/WRITE ...
Page 86
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0 ABLE ITTER TTENUATOR Unused R/O R/O R UMBER AME ...
Page 87
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR UMBER AME Path Ch_n 0 JA0 Ch_n 9.0 DIAGNOSTIC FEATURES: 9.1 PRBS Generator and Detector: The XRT75R03 contains an ...
Page 88
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 In this mode, the transmitter outputs (TTIP_n and TRING_n) are connected internally to the receiver inputs (RTIP_n and RRING_n) as shown in Figure 26. Data and clock are ...
Page 89
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR 9.2.2 DIGITAL LOOPBACK: The Digital Loopback function is available either in Hardware mode or Host mode. When the Digital Loopback is selected, the transmit clock (TxClk_n) and ...
Page 90
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.8 9.3 TRANSMIT ALL ONES (TAOS): Transmit All Ones (TAOS) can be set either in Hardware mode by pulling the TAOS_n pins “High” Host mode by setting ...
Page 91
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR ORDERING INFORMATION P N ART UMBER XRT75R03IV PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE 102 103 128 ACKAGE 14 ...
Page 92
... Corrected Table 22 Chip Revision register and description to 0x8#. Updated Table 10 ALOS declaration and clearance threshold. Updated RxMON functional description. EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement ...