XRT75R03IVTR Exar Corporation, XRT75R03IVTR Datasheet - Page 73

no-image

XRT75R03IVTR

Manufacturer Part Number
XRT75R03IVTR
Description
IC LIU E3/DS3/STS-1 3CH 128LQFP
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT75R03IVTR

Lead Free Status / RoHS Status
Contains lead / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT75R03IVTR
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT75R03IVTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
xr
xr
xr
xr
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
B
IT
Unused
N
B
R/O
UMBER
7
6
IT
0
7
Loss of PRBS Pat-
Loss of PRBS
Pattern Sync
T
ABLE
B
tern Lock
R/O
Unused
IT
0
N
AME
6
26: A
LARM
Digital LOS
Declared
Defect
B
R/O
IT
0
S
5
TATUS
T
R/O
R/O
YPE
Analog LOS
R
Declared
EGISTER
Defect
B
R/O
D
IT
0
V
EFAULT
ALUE
4
0
0
Channel 1 Address Location = 0x0B
Channel 2 Address Location = 0x13
- C
70
HANNEL
(FIFO Limit)
Loss of PRBS Pattern Lock Indicator:
This READ-ONLY bit-field indicates whether or not the
PRBS Receiver (within the Receive Section of Channel 0)
is declaring PRBS Lock within the incoming PRBS pattern.
If the PRBS Receiver detects a very large number of bit-
errors within its incoming data-stream, then it will declare
the Loss of PRBS Lock Condition.
Conversely, if the PRBS Receiver were to detect its pre-
determined PRBS pattern with the incoming DS3, E3 or
STS-1 data-stream, (with little or no bit errors) then the
PRBS Receiver will clear the Loss of PRBS Lock condi-
tion.
0 - Indicates that the PRBS Receiver is currently declaring
the PRBS Lock condition within the incoming DS3, E3 or
STS-1 data-stream.
1 - Indicates that the PRBS Receiver is currently declaring
the Loss of PRBS Lock condition within the incoming DS3,
E3 or STs-1 data-stream.
N
Declared
OTE
Alarm
B
b. The PRBS Receiver is enabled.
a. The PRBS Generator block (within the Transmit
c. The PRBS Pattern (that is generated by the PRBS
R/O
FL
IT
0
: This register bit is only valid if all of the following are
Section of the Chip is enabled).
Generator) is somehow looped back into the
Receive Path (via the Line-Side) and in-turn routed
to the receive input of the PRBS Receiver.
3
true.
0 A
DDRESS
Receive LOL
Declared
Defect
B
R/O
IT
0
L
2
OCATION
D
ESCRIPTION
Receive LOS
Declared
= 0
Defect
B
R/O
IT
0
X
1
03
XRT75R03
Condition
Transmit
REV. 1.0.8
B
DMO
R/O
IT
0
0

Related parts for XRT75R03IVTR