EP9307-CR Cirrus Logic Inc, EP9307-CR Datasheet - Page 19
![IC,MICROPROCESSOR,32-BIT,CMOS,BGA,272PIN,PLASTIC](/photos/12/23/122386/ep9307-cr_sml.jpg)
EP9307-CR
Manufacturer Part Number
EP9307-CR
Description
IC,MICROPROCESSOR,32-BIT,CMOS,BGA,272PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Series
EP9r
Specifications of EP9307-CR
Rohs Compliant
NO
Core Processor
ARM9
Core Size
16/32-Bit
Speed
200MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I²:S, LCD, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
14
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
272-TFBGA
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
EDB9307A-Z
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
598-1133 - KIT DEVELOPMENT EP9307 ARM9
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No
Other names
598-1254
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP9307-CR
Manufacturer:
CIRRUSL
Quantity:
5
Part Number:
EP9307-CRZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
EP9307-CRZ/E2
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
EP9307-CRZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
- Current page: 19 of 824
- Download datasheet (13Mb)
EP93xx User’s Guide
Table 8-2. bpp Memory Organization............................................................................................................8-5
Table 8-3. 4 bpp Memory Organization.........................................................................................................8-5
Table 8-4. 8 bpp Memory Organization.........................................................................................................8-6
Table 8-5. 16 bpp Memory Organization.......................................................................................................8-6
Table 8-6. 24 bpp Packed Memory Organization (4 pixel/ 3 words) .............................................................8-7
Table 8-7. 24 bpp Unpacked Memory Organization (1 pixel/ 1 word) ...........................................................8-7
Table 8-8. Transfer Example 1......................................................................................................................8-8
Table 8-9. Transfer Example 2......................................................................................................................8-9
Table 8-10. Transfer Example 3....................................................................................................................8-9
Table 8-11. Transfer Example 4....................................................................................................................8-9
Table 8-12. Transfer Example 5....................................................................................................................8-9
Table 8-13. 4 BPP Memory Layout for Source Image.................................................................................8-10
Table 8-14. 4 BPP Memory Layout for Destination Image ..........................................................................8-10
Table 8-15. 8 BPP Memory Layout for Source Image.................................................................................8-11
Table 8-16. 8 BPP Memory Layout for Destination Image ..........................................................................8-11
Table 8-17. 16 BPP Memory Layout for Source Image...............................................................................8-11
Table 8-18. 16 BPP Memory Layout for Destination Image ........................................................................8-12
Table 8-19. 24 BPP Memory Layout for Source Image...............................................................................8-12
Table 8-20. 24 BPP Memory Layout for Destination Image .......................................................................8-13
Table 8-21. Words Needed for Six 24-Bit Pixels .........................................................................................8-19
Table 8-22. Graphics Accelerator Registers ...............................................................................................8-22
Table 8-23. Pixel Mode Encoding ...............................................................................................................8-30
Table 9-1. FIFO RAM Address Map..............................................................................................................9-3
Table 9-2. RXCtl.MA and RXCtl.IAHA[0] Relationships ..............................................................................9-10
Table 9-3. Ethernet Register List.................................................................................................................9-40
Table 9-4. Individual Accept, RxFlow Control Enable and Pause Accept Bits ............................................9-42
Table 9-5. Address Filter Pointer.................................................................................................................9-52
Table 10-1. Data Transfer Size .................................................................................................................10-18
Table 10-2. M2P DMA Bus Arbitration ......................................................................................................10-19
Table 10-3. DMA Memory Map .................................................................................................................10-20
Table 10-4. Internal M2P/P2M Channel Register Map..............................................................................10-21
Table 10-5. PPALLOC Register Bits Decode for a Transmit Channel ......................................................10-24
Table 10-6. PPALLOC Register Bits Decode for a Receive Channel .......................................................10-24
Table 10-7. PPALLOC Register Reset Values..........................................................................................10-24
Table 10-8. PPALLOC Register Reset Values..........................................................................................10-30
Table 10-9. BWC Decode Values .............................................................................................................10-33
Table 10-10. DMA Global Interrupt (DMAGlInt) Register ..........................................................................10-45
©
DS785UM1
Copyright 2007 Cirrus Logic, Inc.
xix
Related parts for EP9307-CR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![EP9307-CRZ](/photos/12/14/121421/ep9307-crz_tmb.jpg)
Part Number:
Description:
IC ARM9 SOC ARM920T 272TFBGA
Manufacturer:
Cirrus Logic Inc
Datasheet:
![EP9307-IRZ](/photos/12/32/123267/ep9307-irz_tmb.jpg)
Part Number:
Description:
IC ARM9 SOC ARM920T 272TFBGA
Manufacturer:
Cirrus Logic Inc
Datasheet:
![EP9307-CRZR](/photos/12/14/121421/ep9307-crz_tmb.jpg)
Part Number:
Description:
IC Universal Platform ARM9 SOC Prcessor
Manufacturer:
Cirrus Logic Inc
Datasheet:
![EP9307-IRZR](/photos/39/69/396960/bga272_tmb.jpg)
Part Number:
Description:
IC Universal Platform ARM9 SOC Prcessor
Manufacturer:
Cirrus Logic Inc
![EP9307-IR](/photos/12/32/123267/ep9307-irz_tmb.jpg)
Part Number:
Description:
IC Universal Platform ARM9 SOC Prcessor
Manufacturer:
Cirrus Logic Inc
Datasheet:
![EP9307-IRR](/photos/39/69/396960/bga272_tmb.jpg)
Part Number:
Description:
Microcontrollers (MCU) IC Universal Platfrm ARM9 SOC Prcessor
Manufacturer:
Cirrus Logic Inc
![EP9307-CRR](/photos/39/69/396960/bga272_tmb.jpg)
Part Number:
Description:
Microcontrollers (MCU) IC Universal Platfrm ARM9 SOC Prcessor
Manufacturer:
Cirrus Logic Inc
![EDB-9307A-Z](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools Eval Bd Uni. ARM9 SOC Processor
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB5331A](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB6422](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CRD1600](/photos/24/8/240836/4696263_tmb.jpg)
Part Number:
Description:
High-efficiency PFC + Fluorescent Lamp Driver Reference Design
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB4228A](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CRDSB30WX2](/photos/9/27/92777/crdsb30wx2_tmb.jpg)
Part Number:
Description:
Ref Bd For Speakerbar MSA & DSP Products
Manufacturer:
Cirrus Logic Inc