AD6634BBC Analog Devices Inc, AD6634BBC Datasheet - Page 29

IC,RF/Baseband Circuit,CMOS,BGA,196PIN,PLASTIC

AD6634BBC

Manufacturer Part Number
AD6634BBC
Description
IC,RF/Baseband Circuit,CMOS,BGA,196PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
AD6634r
Datasheet

Specifications of AD6634BBC

Rohs Status
RoHS non-compliant
Rf Type
Cellular, CDMA2000, EDGE, GPRS, GSM
Number Of Mixers
1
Voltage - Supply
3 V ~ 3.6 V
Package / Case
196-CSPBGA
Current - Supply
-
Frequency
-
Gain
-
Noise Figure
-
Secondary Attributes
-
Lead Free Status / RoHS Status

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD6634BBC
Manufacturer:
AD
Quantity:
13 888
Part Number:
AD6634BBC
Manufacturer:
AD
Quantity:
672
Part Number:
AD6634BBC
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6634BBC
Quantity:
5
The AGC and the interpolation filters are not tied together and
any one, or both of them, can be selected without the other. The
AGC section can be bypassed, if desired, by setting Bit 0 of the
AGC control word. When bypassed, the I/Q data is still clipped
to a desired number of bits and a constant gain can be provided
through the AGC Gain multiplier.
There are three sources of error introduced by the AGC function:
underflow, overflow, and modulation. Underflow is caused by
truncation of bits below the output range. Overflow is caused by
clipping errors when the output signal exceeds the output
range. Modulation error occurs when the output gain varies
during the reception of data.
The desired signal level should be set based on the probability
density function of the signal so that the errors due to underflow
and overflow are balanced. The gain and damping values of the
loop filter should be set so that the AGC is fast enough to track
long-term amplitude variations of the signal that might cause
excessive underflow or overflow, but slow enough to avoid
excessive loss of amplitude information due to the modulation
of the signal.
The AGC Loop
The AGC loop is implemented using a log-linear architecture.
It contains four basic operations: power calculation, error calcu-
lation, loop filtering, and gain multiplication.
The AGC can be configured to operate in one of two modes:
Desired Signal level mode or Desired Clipping level mode as set
by Bit 4 of AGC control word (0x0A, 0x12). The AGC adjusts
the gain of the incoming data according to how far it is from a
given desired signal level or desired clipping level, depending on
the mode of operation selected. Two data paths to the AGC
loop are provided: one before the clipping circuitry and one
after the clipping circuitry, as shown in Figure 33. For Desired
Signal level mode, only the I/Q path from before the clipping is
used. For Desired Clipping level mode, the difference of the
I/Q signals from before and after the clipping circuitry is used.
Desired Signal Level Mode
In this mode of operation, the AGC strives to maintain the output
signal at a programmable set level. This mode of operation is
selected by putting a value of zero in Bit 4 of AGC control word
(0x0A, 0x12). First, the loop finds the square (or power) of the
incoming complex data signal by squaring I and Q and adding
them. This operation is implemented in exponential domain
using 2
The AGC loop has an average and decimate block. This average
and decimate operation takes place on power samples and before
the square root operation. This block can be programmed to
average 1–16384 power samples and the decimate section can
be programmed to update the AGC once every 1–4096 samples.
The limitation on the averaging operation is that the number of
averaged power samples should be a multiple of the decimation
value (1 , 2 , 3 , or 4
The averaging and decimation effectively means the AGC can
operate over averaged power of 1–16384 output samples. The
choice of updating the AGC once every 1–4096 samples and
operating on average power facilitates the implementation of
loop filter with slow time constants, where the AGC error con-
verges slowly and makes infrequent gain adjustments. It would
also be useful in scenarios where the user wants to keep the gain
scaling constant over a frame of data (or a stream of symbols).
REV. 0
x
(power of 2).
times).
–29–
Due to the limitation on the number of average samples to be a
multiple of decimation value, only the multiple number 1, 2, 3,
or 4 is programmed. This number is programmed in Bits 1,0 of
0x10 and 0x18 registers. These averaged samples are then deci-
mated with decimation ratios programmable from 1 to 4096. This
decimation ratio is defined in 12-bit registers 0x11 and 0x19.
The average and decimate operations are tied together and
implemented using a first-order CIC filter and some FIFO
registers. There is a gain and bit growth associated with CIC
filters and these depend on the decimation ratio. To compen-
sate for the gain associated with these operations, attenuation
scaling is provided before the CIC filter.
This scaling operation accounts for the division associated with
averaging operation as well as the traditional bit growth in CIC
filters. Since this scaling is implemented as a bit shift operation,
only coarse scaling is possible. Fine scale is implemented as an
offset in the request level explained later. The attenuation scaling
S
0x18 registers and is given by:
where, M
number of averaged samples programmed as a multiple of deci-
mation ratio (1, 2, 3, or 4).
For example, if a decimation ratio M
selected to be 3 (decimation of 1000 and averaging of 3000
samples), the actual gain due to averaging and decimation is 3000
or 69.54 dB ( = log
as a bit shift operation, only multiples of 6.02 dB attenuations
are possible. S
This way, S
compensate for the gain changes in average and decimate sections
and thus prevents overflows in the AGC loop. It is also evident
that the CIC scaling is inducing a gain error (difference between
gain due to CIC and attenuation provided) of up to 6.02 dB.
This error should be compensated for in the request signal level as
explained below.
Logarithm to the base 2 is applied to the output from the average
and decimate section. These decimated power samples (in logarith-
mic domain) are converted to rms signal samples by applying a
square root. This square root is implemented using a simple shift
CIC
1 – (1 + P)z
is programmable from 0 to 14 using four bits of 0x10 and
Q
I
23 BITS
Kz
CIC
POWER OF 2
–1
–1
Figure 33. Block Diagram of the AGC
CIC
+ Pz
is the decimation ratio (1–4096) and N
2
CIC
X
scaling always attenuates more than sufficient to
–2
S
MULTIPLIER
CIC
in this case is 12, corresponding to 72.24 dB.
GAIN
2
(3000)). Since attenuation is implemented
=
AVERAGE 1–16384 SAMPLES
DECIMATE 1–4096 SAMPLES
ceil
MEAN SQUARE (I+jQ)
ERROR
'K' GAIN
'P' POLE
SQUARE ROOT
[
log
LOG
2
+
(
2
CLIP
CLIP
(X)
M
CIC
'R' DESIRED
CIC
×
is 1000 and N
N
AVG
)
PROGRAMMABLE
AD6634
CLIPPING LEVEL
USED ONLY FOR
]
BIT WIDTH
DESIRED
MODE
AVG
AVG
is the
is
Q
I

Related parts for AD6634BBC