ADV7393-DBRDZ Analog Devices Inc, ADV7393-DBRDZ Datasheet - Page 98

no-image

ADV7393-DBRDZ

Manufacturer Part Number
ADV7393-DBRDZ
Description
EVALUATION BOARD I.C.
Manufacturer
Analog Devices Inc
Series
Advantiv®r
Datasheet

Specifications of ADV7393-DBRDZ

Design Resources
Reconstruction Video Filter Using ADA4430-1 Amplifier After ADV7393 Video Encoder (CN0101)
Main Purpose
Video, Video Encoder
Utilized Ic / Part
ADV7393
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADV7390/ADV7391/ADV7392/ADV7393
Table 97. 8-Bit PAL Square Pixel YCrCb In (EAV/SAV),
CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x8C
0x8D
0x8E
0x8F
Setting
0x02
0x1C
0x10
0x00
0x11
0xD3
0x0C
0x8C
0x79
0x26
Description
Software reset.
All DACs enabled. PLL enabled (16×).
WLCSP required.
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. CVBS/Y-C (S-Video)
out. SSAF PrPb filter enabled. Active
video edge control enabled. Square
pixel mode enabled.
Subcarrier frequency register values
for CVBS and/or S-Video (Y-C) output
in PAL square pixel mode (29.5 MHz
input clock).
Rev. B | Page 98 of 108
Table 98. 16-Bit PAL Square Pixel RGB In, CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x87
0x88
0x8A
0x8C
0x8D
0x8E
0x8F
0x02
0x1C
0x00
0x11
0xD3
0x80
0x10
0x0C
0x0C
0x8C
0x79
0x26
Setting
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. CVBS/Y-C (S-Video)
out. SSAF PrPb filter enabled. Active
video edge control enabled. Square
pixel mode enabled.
RGB input enabled.
16-bit RGB input enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Subcarrier frequency register values
for CVBS and/or S-Video (Y-C) output
in PAL square pixel mode (29.5 MHz
input clock).

Related parts for ADV7393-DBRDZ