DSPIC33FJ32MC204-E/ML Microchip Technology, DSPIC33FJ32MC204-E/ML Datasheet - Page 315
![16-bit DSC, 32KB Flash,Motor,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm TUBE](/photos/6/81/68122/150-44-qfn_sml.jpg)
DSPIC33FJ32MC204-E/ML
Manufacturer Part Number
DSPIC33FJ32MC204-E/ML
Description
16-bit DSC, 32KB Flash,Motor,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm TUBE
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.DSPIC33FJ32MC202-IMM.pdf
(320 pages)
2.DSPIC33FJ32MC202-IMM.pdf
(14 pages)
3.DSPIC33FJ32MC202-IMM.pdf
(14 pages)
Specifications of DSPIC33FJ32MC204-E/ML
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 9x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
© 2011 Microchip Technology Inc.
AD1CSSL (ADC1 Input Scan Select Low)................ 210
AD1PCFGL (ADC1 Port Configuration Low) ............ 210
CLKDIV (Clock Divisor)............................................. 108
CORCON (Core Control) ...................................... 24, 76
DFLTCON (QEI Control)........................................... 177
I2CxCON (I2Cx Control) ........................................... 187
I2CxMSK (I2Cx Slave Mode Address Mask) ............ 191
I2CxSTAT (I2Cx Status) ........................................... 189
ICxCON (Input Capture x Control) ............................ 154
IEC0 (Interrupt Enable Control 0) ............................... 85
IEC1 (Interrupt Enable Control 1) ............................... 87
IEC3 (Interrupt Enable Control 3) ............................... 88
IEC4 (Interrupt Enable Control 4) ............................... 89
IFS0 (Interrupt Flag Status 0) ..................................... 80
IFS1 (Interrupt Flag Status 1) ..................................... 82
IFS3 (Interrupt Flag Status 3) ..................................... 83
IFS4 (Interrupt Flag Status 4) ..................................... 84
INTCON1 (Interrupt Control 1).................................... 77
INTCON2 (Interrupt Control 2).................................... 79
INTTREG Interrupt Control and Status Register....... 100
IPC0 (Interrupt Priority Control 0) ............................... 90
IPC1 (Interrupt Priority Control 1) ............................... 91
IPC14 (Interrupt Priority Control 14) ........................... 97
IPC15 (Interrupt Priority Control 15) ........................... 98
IPC16 (Interrupt Priority Control 16) ........................... 98
IPC18 (Interrupt Priority Control 18) ........................... 99
IPC2 (Interrupt Priority Control 2) ............................... 92
IPC3 (Interrupt Priority Control 3) ............................... 93
IPC4 (Interrupt Priority Control 4) ............................... 94
IPC5 (Interrupt Priority Control 5) ............................... 95
IPC7 (Interrupt Priority Control 7) ............................... 96
NVMCON (Flash Memory Control) ............................. 59
NVMKEY (Nonvolatile Memory Key) .......................... 60
OCxCON (Output Compare x Control) ..................... 157
OSCCON (Oscillator Control) ................................... 106
OSCTUN (FRC Oscillator Tuning) ............................ 110
P1DC2 (PWM Duty Cycle 2)..................................... 171
P1DC3 (PWM Duty Cycle 3)..................................... 171
PDC1 (PWM Duty Cycle 1)....................................... 171
PLLFBD (PLL Feedback Divisor).............................. 109
PMD1 (Peripheral Module Disable Control
PMD1 (Peripheral Module Disable Control Register 1) ..
PMD2 (Peripheral Module Disable Control
PMD3 (Peripheral Module Disable Control
PMD3 (Peripheral Module Disable Control Register 3) ..
PTCON (PWM Time Base Control) .......................... 162
PTMR (PWM Timer Count Value)............................. 163
PTPER (PWM Time Base Period) ............................ 163
PWMxCON1 (PWM Control 1).................................. 165
PWMxCON2 (PWM Control 2).................................. 166
PxDTCON1 (Dead-Time Control 1) .......................... 167
PxDTCON2 (Dead-Time Control 2) .......................... 168
PxFLTACON (Fault A Control).................................. 169
PxOVDCON (Override Control) ................................ 170
PxSECMP (Special Event Compare)........................ 164
QEICON (QEI Control).............................................. 175
RCON (Reset Control) ................................................ 64
SPIxCON1 (SPIx Control 1)...................................... 181
SPIxCON2 (SPIx Control 2)...................................... 183
SPIxSTAT (SPIx Status and Control) ....................... 180
SR (CPU Status)................................................... 22, 76
Register 1) ........................................................ 115
115
Register 2) ........................................................ 116
Register 3) ........................................................ 117
117
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
Reset
Reset Sequence ................................................................. 71
Resets ................................................................................ 63
S
Serial Peripheral Interface (SPI) ....................................... 179
Software Reset Instruction (SWR)...................................... 69
Software Simulator (MPLAB SIM) .................................... 229
Software Stack Pointer, Frame Pointer
Special Features of the CPU ............................................ 211
SPI Module
Symbols Used in Opcode Descriptions ............................ 220
System Control
T
Temperature and Voltage Specifications
Timer1 .............................................................................. 145
Timer2/3 ........................................................................... 147
Timing Characteristics
Timing Diagrams
Timing Requirements
T1CON (Timer1 Control) .......................................... 146
T2CON Control)........................................................ 150
T3CON Control......................................................... 151
UxMODE (UARTx Mode) ......................................... 194
UxSTA (UARTx Status and Control) ........................ 196
Illegal Opcode....................................................... 63, 70
Trap Conflict ......................................................... 69, 70
Uninitialized W Register ....................................... 63, 70
CALLL Stack Frame ................................................... 48
SPI1 Register Map ..................................................... 41
Register Map .............................................................. 46
AC..................................................................... 242, 274
CLKO and I/O ........................................................... 245
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM = 0,
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM = 0,
12-bit ADC Conversion (ASAM = 0,
Brown-out Situations .................................................. 69
External Clock .......................................................... 243
I2Cx Bus Data (Master Mode) .................................. 261
I2Cx Bus Data (Slave Mode) .................................... 263
I2Cx Bus Start/Stop Bits (Master Mode)................... 261
I2Cx Bus Start/Stop Bits (Slave Mode)..................... 263
Input Capture (CAPx) ............................................... 251
Motor Control PWM .................................................. 253
Motor Control PWM Fault ......................................... 253
OC/PWM .................................................................. 252
Output Compare (OCx) ............................................ 251
QEA/QEB Input ........................................................ 254
QEI Module Index Pulse........................................... 255
Reset, Watchdog Timer, Oscillator Start-up Timer
SPIx Master Mode (CKE = 0) ................................... 256
SPIx Master Mode (CKE = 1) ................................... 257
SPIx Slave Mode (CKE = 0) ..................................... 258
SPIx Slave Mode (CKE = 1) ..................................... 259
Timer1, 2, 3 External Clock ...................................... 248
TimerQ (QEI Module) External Clock ....................... 250
ADC Conversion (10-bit mode) ................................ 279
ADC Conversion (12-bit Mode) ................................ 279
CLKO and I/O ........................................................... 245
External Clock .......................................................... 243
ASAM = 0, SSRC<2:0> = 000)......................... 269
ASAM = 1, SSRC<2:0> = 111,
SAMC<4:0> = 00001)....................................... 269
SSRC<2:0> = 000) ........................................... 268
and Power-up Timer ......................................... 246
DS70283H-page 315