MSC8144ADS Freescale, MSC8144ADS Datasheet - Page 63

no-image

MSC8144ADS

Manufacturer Part Number
MSC8144ADS
Description
Manufacturer
Freescale
Datasheet

Specifications of MSC8144ADS

Lead Free Status / RoHS Status
Compliant
a. UTP signals are driven over FCC1 MPC8560, MSC8144 UTP Port serves as Slave, MPC8560 as UTP Master
b. TDM[0–7] clock and sync are driven from clock distributor with enable. TDM[4:7] clock and sync are isolated for Mode 3. The
c. Configured as output for testing against the host CPM
d. Over FCC2 MPC8560, MSC8144 is configured in Mode 1
Freescale Semiconductor
MAC-to-MAC
MSC8144 TDM[0–3] ports connected directly to appropriated host TDM port, the upper multiplexed ports TDM[4–7] are
connected to the host as transmit-to-receive cross.
Port
MII
d
Table 5-32. MSC8144 to MPC8560 Ports Interconnection (Continued)
MSC8144 Signal
GE1_RXCLK
GE1_RX_DV
GE1_RX_ER
GE1_TXCLK
GE1_TX_ER
GE1_TX_EN
GE1_CRS
GE1_RD0
GE1_RD1
GE1_RD2
GE1_RD3
GE1_COL
GE1_TD0
GE1_TD1
GE1_TD2
GE1_TD3
MSC8144ADS MSC8144, Rev. 0
MPC8560 Signal
PB26(MII_CRS)
PB27(MII_COL)
CLK13(TxCLK)
CLK14(RxCLK)
PB28(RX_ER)
PB30(RX_DV)
PB29(TX_EN)
PB31(TX_ER)
PB22(TXD0)
PB24(TXD2)
PB21(RXD0)
PB20(RXD1)
PB19(RXD2)
PB18(RXD3)
PB23(TXD1)
PB25(TXD3)
Tied to ground for MAC-MAC Mode.
Tied to ground for MAC-MAC Mode.
Presented on PTMC for MAC-phy
25MHz shared for TDM4 RXCLK
25MHz shared for TDM4 TXCLK
Clocked from an external clock
Clocked from an external clock
Shared with TDM-D2(8560)
Shared with TDM-C2(8560)
Shared with TDM-D2(8560)
Shared with TDM-B2(8560)
Shared with TDM-A2(8560)
Shared with TDM-B2(8560)
source via PTMC I/F
source via PTMC I/F
Interconnection Details
Comment
test
5-39