RAM5006E-016 Emerson Network Power, RAM5006E-016 Datasheet - Page 92

no-image

RAM5006E-016

Manufacturer Part Number
RAM5006E-016
Description
Manufacturer
Emerson Network Power
Datasheet

Specifications of RAM5006E-016

Lead Free Status / RoHS Status
Compliant
74
7 Programming the MVME5100
Default Processor Memory Map
MVME51005E Single Board Computer Installation and Use (6806800A38B)
The default processor memory map that is valid at power-up or reset remains in effect until
reprogrammed for specific applications.
to $FFFFFFFF).
Table 7-1. Default Processor Memory Map
Note
For an example of the CHRP memory map, refer to the following table. For detailed processor
memory maps, including suggested CHRP- and PREP-compatible memory maps, refer to the
MVME5100-Series Single Board Computer Programmer’s Reference Guide.
0000 0000
8000 0000
8081 0000
FEF8 0000
FEF9 0000
FEFF 0000
FF00 0000
FFF0 0000
Processor Address
Start
The first 1MB of ROM/FLASH Bank A (soldered Flash up to 8MB) appears in this range
after a reset if the rom_b_rv control bit in the SMC’s ROM B Base/Size register is
cleared. If the rom_b_rv control bit is set, this address range maps to ROM/FLASH
Bank B (socketed 1MB Flash).
7FFF FFFF
8080 FFFF
FEF7 FFFF
FEF8 FFFF
FEFE FFFF
FEFF FFFF
FFEF FFFF
FFFF FFFF
End
2GB
8M+64K
2GB-24MB-576KB
64KB
384KB
64KB
15MB
1MB
Size
Table 7-1
defines the entire default map ($00000000
Not Mapped
Zero-based PCI/ISA I/O Space
Not Mapped
System Memory Controller
Registers
Not Mapped
PCI Host Bridge (PHB) Registers
Not Mapped
ROM/FLASH Bank A or Bank B
(See Note)
Definition