PIC18F2221-E/ML Microchip Technology, PIC18F2221-E/ML Datasheet - Page 182

• Manufacturer Part Number: PIC18F2221-E/ML
• Description: 4KB, Flash, 512bytes-RAM, 25I/O, 8-bit Family,nanoWatt 28 QFN 6x6mm TUBE
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F2221-E/ML

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 25
• Program Memory Size: 4KB (2K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

corresponding address bit is ignored (ADD<n> = x). For
sufficient to match only on addresses that do not have an
PIC18F2221/2321/4221/4321 FAMILY
18.4.3.2
Masking an address bit causes that bit to become a
“don’t care”. When one address bit is masked, two
addresses will be Acknowledged and cause an inter-
rupt. It is possible to mask more than one address bit at
a time, which makes it possible to Acknowledge up to
31 addresses in 7-Bit Addressing mode and up to
63 addresses in 10-Bit Addressing mode (see
Example 18-2).
The I
masking is used or not. However, when address mask-
ing is used, the I
addresses and cause interrupts. When this occurs, it is
necessary to determine which address caused the
interrupt by checking the SSPBUF register.
• 7-Bit Addressing mode
Address mask bits, ADMSK<5:1>, mask the corre-
sponding address bits in the SSPADD register. For any
ADMSK bits that are active (ADMSK<n> = 1), the
the module to issue an address Acknowledge, it is
active address mask.
EXAMPLE 18-2:
DS39689F-page 182
7-Bit Addressing mode:
10-Bit Addressing mode:
2
C slave behaves the same way whether address
SSPADD<7:1> = 1010 0000
ADMSK<5:1> = 00 111
Addresses Acknowledged = 0xA0, 0xA2, 0xA4, 0xA6, 0xA8, 0xAA, 0xAC, 0xAE
SSPADD<7:0> = 1010 0000 (The two MSbs are ignored in this example since they are not affected)
ADMSK<5:1> = 00 111
Addresses Acknowledged = 0xA0, 0xA1, 0xA2, 0xA3, 0xA4, 0xA5, 0xA6, 0xA7, 0xA8, 0xA9, 0xAA, 0xAB,
The upper two bits are not affected by the address masking.
Address Masking
2
C slave can Acknowledge multiple
ADDRESS MASKING
0xAC, 0xAD, 0xAE, 0xAF
• 10-Bit Addressing mode
Address
corresponding address bits in the SSPADD register. In
addition, ADMSK<1> simultaneously masks the two
LSBs of the address, ADD<1:0>. For any ADMSK bits
that are active (ADMSK<n> = 1), the corresponding
address bit is ignored (ADD<n> = x). Also note that
although in 10-Bit Addressing mode, the upper address
bits reuse part of the SSPADD register bits, the address
mask bits do not interact with those bits. They only
affect the lower address bits.
Note 1: ADMSK<1>
2: The two Most Significant bits of the
mask
Significant bits of the address.
address are not affected by address
masking.
bits,
© 2009 Microchip Technology Inc.
ADMSK<5:2>,
masks
the
two
mask
Least
the