PNX1301EH NXP Semiconductors, PNX1301EH Datasheet - Page 89
PNX1301EH
Manufacturer Part Number
PNX1301EH
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PNX1301EH.pdf
(548 pages)
Specifications of PNX1301EH
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PNX1301EH
Manufacturer:
MARVELL
Quantity:
335
Company:
Part Number:
PNX1301EH,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PNX1301EH/G(ROHS)
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
- Current page: 89 of 548
- Download datasheet (6Mb)
Philips Semiconductors
5.3.10.3
The data cache controller recognizes allocation opera-
tions as shown in
locate a block and set the status of this block to valid. No
data is fetched from main memory. The allocated block
is undefined after this operation. The programmer has to
fill it with valid data by store operations. Allocation oper-
ations to apertures other than cacheable DRAM will be
discarded. Allocation of a non-dirty block causes 3 stall
cycles. Allocation of a dirty block will cause writeback of
this block to the SDRAM and take at least 11 stall cycles.
Table 5-9. Data cache allocation operations
5.3.10.4
The data cache controller recognizes prefetch opera-
tions as shown in
load a full cache block from memory concurrently with
other computation. If the prefetched block is already in
cache, no data is fetched from main memory. Prefetch
operations to other apertures than cacheable DRAM are
discarded. This operation is not guaranteed to execute,
it will not execute if the cache is already occupied with
two cache misses when the operation is issued. The
prefetch operations cause 3 stall cycles if there is no
copyback of a dirty block. If a dirty block is the target of
the prefetch, the dirty block will be written back to
SDRAM, and at least 11 stall cycles are taken.
5.3.11
The PNX1300 memory system implements traditional or-
dering for memory operations that are issued in different
clock cycles. That is, the effects of a memory operation
issued in cycle j occur before the effects of a memory op-
eration issued in cycle j+1.
For memory operations issued in the same cycle, howev-
er, it is not possible to execute memory operations in a
traditional order. So long as the simultaneous memory
operations access different addresses (aliasing is not
possible in PNX1300), no problems can occur. If two si-
multaneous operations do access the same address,
however, PNX1300 behavior is undefined. Specifically,
two cases are possible:
allocd(offset) rsrc1
allocr rsrc1 rsrc2
allocx rsrc1 rsrc2
Mnemonic
Memory Operation Ordering
Data cache allocation operation
Data cache prefetch operation
Table
Table
Data-cache allocate block with dis-
placement. Causes the block with
address (rsrc1+offset) &
(~(cache_block_size - 1)) to be allo-
cated and set valid.
Data-cache allocate block with index.
Causes the block with address
(rsrc1+rsrc2) & (~(cache_block_size -
1)) to be allocated and set valid.
Data-cache allocate block with scaled
index. Causes the block with address
(rsrc1 + 4 * rsrc2) &
(~(cache_block_size - 1)) to be allo-
cated and set valid.
5-9. The allocation operations al-
5-10. The prefetch operations
Description
Table 5-10. Data cache prefetch operations
1. When multiple values are written to the same address
2. When a read and a write occur to the same address
The behavior of simultaneous accesses to the same ad-
dress is undefined regardless of whether one or both
memory operations hit in the cache.
Hidden Memory System Concurrency. Some cache
operations may be overlapped with CPU execution. In
general, a program cannot determine in what order
cache misses will complete nor can a program determine
when and in what order copyback operations will com-
plete. A program can, however, enforce the completion
of copyback transactions to main memory because copy-
back and invalidate operations can complete only if
pending copyback transactions for the same block have
completed. Thus, a program can synchronize to the com-
pletion of a copyback operation by dirtying a block, issu-
ing a copyback operation for the block, and then issuing
an invalidate operation for the block.
Ordering Of Special Memory Operations. The follow-
ing are special memory operations:
1. Loads or stores to MMIO addresses.
2. Non-cached loads or stores.
3. Any copyback or invalidate operation.
4. Loads or stores that cause a PCI-bus access.
The CPU is stalled until these special memory opera-
tions are completed; there is no overlap of CPU execu-
tion with these special memory operations. Thus, a pro-
grammer can assume that traditional memory operation
ordering applies to special memory operations. Note,
however, that ordering is undefined for two special mem-
ory operations issued in the same cycle.
PRELIMINARY SPECIFICATION
prefd(offset) rsrc1
prefr rsrc1 rsrc2
pref16x rsrc1 rsrc2
pref32x rsrc1 rsrc2
in the same cycle, the resulting value in memory is un-
defined.
in the same clock cycle, the value returned by the
read is undefined.
Mnemonic
Data-cache prefetch block with dis-
placement. Causes the block with
address (rsrc1+offset) &
(~(cache_block_size - 1)) to be
prefetched
Data-cache prefetch block with index.
Causes the block with address
(rsrc1+rsrc2) & (~(cache_block_size -
1)) to be prefetched.
Data-cache prefetch block with scaled
16-bit index. Causes the block with
address (rsrc1 + 2 * rsrc2) &
(~(cache_block_size - 1)) to be
prefetched.
Data-cache prefetch block with scaled
32-bit index. Causes the block with
address (rsrc1 + 4 * rsrc2) &
(~(cache_block_size - 1)) to be
prefetched.
Cache Architecture
Description
5-7
Related parts for PNX1301EH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: