ANXL1250FYC3F AMD (ADVANCED MICRO DEVICES), ANXL1250FYC3F Datasheet - Page 28

no-image

ANXL1250FYC3F

Manufacturer Part Number
ANXL1250FYC3F
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of ANXL1250FYC3F

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ANXL1250FYC3F
Manufacturer:
SANSUNG
Quantity:
572
Part Number:
ANXL1250FYC3F
Manufacturer:
AMD
Quantity:
20 000
2.3.6
2.3.7
2.3.8
2.3.9
28
Signal Name
FSB_Sense
Signal Name
FID[3:0]
Signal Name
THERMDA
THERMDC
Signal Name
COREFB
COREFB#
PWROK
FSB Interface Signals
Frequency ID Interface Signals
Thermal Diode Interface Signals
Voltage Control Interface Signals
31177H
W3, W1
Pin No.
Pin No.
Pin No.
Pin No.
Y3, Y1,
AG31
AG11
AG13
AE3
S7
U7
Port
Port
Port
Port
O
O
--
--
--
--
I
Description
Front Side Bus Sense. This signal may be used by an external cir-
cuit to automatically detect the Front Side Bus (FSB) setting of the
processor. This pin is always pulled low by the package, indicating
that the FSB of the processor is 133 MHz.
The FSB_Sense pin is 3.3V tolerant.
Description
Frequency Identification Outputs. After PWROK is asserted to
the processor the FID[3:0] pins drive a value of: FID[3:0] = 0110 that
corresponds to a 6x SYSCLK multiplier for the 133 MHz FSB. This
information is used by the Northbridge to create the SIP (Serial Ini-
tialization Packet) stream that the Northbridge sends to the proces-
sor after RESET# is de-asserted.
For more information, see Section 3.4 "SYSCLK Multipliers" on
page 42 and Table 5-7 "FID[3:0] DC Characteristics" on page 51.
Description
Thermal Diode Anode and Cathode. These signals are used to
monitor the actual temperature of the processor die, providing more
accurate temperature control to the system. See Table 5-16 "Ther-
mal Diode Electrical Characteristics" on page 59 for more details.
Description
Core Feedback. These are outputs to the system that provide pro-
cessor core voltage feedback to the system.
Power Okay. The PWROK input to the processor must not be
asserted until all voltage planes in the system are within specifica-
tion and all system clocks are running within specification.
For more information, Section 5.10 "Signal and Power-Up Require-
ments" on page 61.
AMD Geode™ NX Processors Data Book
Signal Definitions

Related parts for ANXL1250FYC3F