SL72P8M64M8M-A05AYU STEC, SL72P8M64M8M-A05AYU Datasheet
SL72P8M64M8M-A05AYU
Specifications of SL72P8M64M8M-A05AYU
Related parts for SL72P8M64M8M-A05AYU
SL72P8M64M8M-A05AYU Summary of contents
Page 1
... X 72 Bit (512MB) 240-Pin DDR2 Registered RDIMM ECC (PC2-3200) 1 Rank x 8; RoHS Compliant ,Lead Free GENERAL DESCRIPTION The SL72P8M64M8M-A05AY(W 64M x 72 bit (512MB) 240-pin Double Data Rate 2 (DDR2) Registered Dual In-line Memory Module (RDIMM) with data ECC support and optional address/command parity support ...
Page 2
... SL72P8M64M8M-A05AY(W)U DIMENSIONS (Board No. 1111) Units are in millimeters (inches). All dimensions are typical unless otherwise specified. 2X 0.157 (4.00) 0.700 (17.80) 0.394 2.48 (63.0) (10.0) 0.039 (1.0) 5.250 (133.35) EEPROM PLL 2.165 (55.0) 0.197 (5.0) 4.840 (123.0) 0.031 (0.80) 0.030 (0.76) R Document Part Number 61000-03657-105 November 2007 Page 2 240-PIN RDIMM 0 ...
Page 3
... SL72P8M64M8M-A05AY(W)U PIN CONFIGURATION (* = Not Used Optional Address/Command Parity support Active Low; Bold Line = Key) 240-Pin DIMM Front Pinout Pin Symbol Pin Symbol Pin Symbol Pin 1 VREF 31 DQ19 61 2 VSS 32 VSS 62 3 DQ0 33 DQ24 63 4 DQ1 34 DQ25 64 5 VSS 35 VSS 65 6 /DQS0 ...
Page 4
... SL72P8M64M8M-A05AY(W)U PIN CONFIGURATION continued (* = Not Used Optional Address/Command Parity Support Active Low) Pin Functions Symbol CK0, /CK0 CKE0 /S0 ODT0 /RAS, /CAS, /WE DM0-DM8 BA0-BA1 A0-A13, A14**, A15** DQ0-DQ63 CB0-CB7 DQS0-DQS17, /DQS0-/DQS17 SCL SA0-SA2 SDA /RESET NC RFU VDDQ VDD VSS VREF VDDSPD ...
Page 5
... SL72P8M64M8M-A05AY(W)U FUNCTIONAL BLOCK DIAGRAM /rS0 DQS0 /DQS0 DM0,DQS9 NC,/DQS9 DM, NU, /CS DQS /DQS RDQS /RDQS DQ0 DQ0 DQ1 DQ1 DQ2 DQ2 DDR2 DQ3 DQ3 SDRAM DQ4 DQ4 U0 DQ5 DQ5 DQ6 DQ6 DQ7 DQ7 DQS1 /DQS1 DM1,DQS10 NC,/DQS10 NU, DM, /CS DQS /DQS RDQS /RDQS ...
Page 6
... SL72P8M64M8M-A05AY(W)U SERIAL PRESENCE DETECT INFORMATION 2 Serial PD Interface Protocol Current sink capability of SDA driver <=3mA; Maximum clock frequency: 100 KHz Byte Description 0 Number of SPD Bytes Used by STEC 1 Total Number of Bytes in SPD Device 2 Fundamental Memory Type 3 Number of Row Addresses on Assembly 4 Number of Column Addresses on Assembly ...
Page 7
... SL72P8M64M8M-A05AY(W)U SERIAL PRESENCE DETECT INFORMATION Byte Description 45 SDRAM Device Max Read Data Hold Skew Factor, tQHS 46 PLL Relock Time 47-61 Reserved 62 SPD Revision 63 Checksum For Bytes 0-62 64 Manufacturer’s JEDEC ID Code 65 Man. JEDEC ID code (continued) 66-71 Reserved 72 Manufacturing Location 73-90 Module Part Number (ASCII) ...
Page 8
... SL72P8M64M8M-A05AY(W)U ABSOLUTE MAXIMUM DC RATINGS Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional Operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods may affect device reliability. Symbol Parameter VDD VDD Supply Voltage Relative to VSS ...
Page 9
... SL72P8M64M8M-A05AY(W)U RECOMMENDED DC OPERATING CONDITIONS All voltages referenced to VSS. Symbol Parameter VDD Supply Voltage VDDL VDDL Supply Voltage VDDQ I/O Supply Voltage VREF I/O Reference Voltage VTT I/O Termination Voltage (system) Notes: 1. VDD and VDDQ must track each other. VDDQ must be less than or equal to VDD. ...
Page 10
... SL72P8M64M8M-A05AY(W)U INPUT ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS Note: Values shown at DRAM inputs. For values at Register and PLL inputs, refer to the tables at the end of the document. Input DC Logic Levels All voltages referenced to VSS. Symbol Parameter VIH(DC) Input High (Logic 1) Voltage VIL(DC) Input Low (Logic 0) Voltage Input AC Logic Levels All voltages referenced to VSS ...
Page 11
... SL72P8M64M8M-A05AY(W)U IDD SPECIFICATIONS AND CONDITIONS IDD specifications are tested after the device is properly initialized. Recommended Operating Temperature. VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V, VDDL = +1.8V ±0.1V, VREF = VDDQ/ 2. Input slew rate is specified by AC Parametric Test Conditions. IDD parameters are specified with ODT disabled. Data bus consists of DQ, DQS, and /DQS ...
Page 12
... SL72P8M64M8M-A05AY(W)U IDD SPECIFICATIONS AND CONDITIONS Symbol—Parameter/Condition IDD0—Operating one bank active-precharge current; tCK = tCK (IDD), tRC = tRC (IDD), tRAS = tRAS MIN (IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING. IDD1—Operating one bank active-read-precharge current; ...
Page 13
... SL72P8M64M8M-A05AY(W)U CAPACITANCE Vdd = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V, VREF = VSS 100 MHz, Recommended Operating Temperature, VOUT (DC) = VDDQ/2, VOUT (peak to peak) = 0.1V; DM input is grouped with I/O pins because DM and the I/O pins are matched in loading. Parameter Input Capacitance: CK, /CK (PLL Inputs) (5pF adder for board) ...
Page 14
... SL72P8M64M8M-A05AY(W)U AC OPERATING CONDITIONS AC Characteristics Parameter Command and Address Address and control input pulse width for each input Address and control input setup time Address and control input hold time Address and control input setup time Address and control input hold time ...
Page 15
... SL72P8M64M8M-A05AY(W)U NOTES 1. All voltages referenced to VSS. 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. 3. Outputs measured with equivalent load: ...
Page 16
... SL72P8M64M8M-A05AY(W)U NOTES (continued) 21. READS AND WRITES WITH AUTO PRECHARGE are allowed to be issued before tRAS (MIN) is satisfied since tRAS lockout feature is supported in DDR2 SDRAM devices. 22. VIL/VIH DDR2 overshoot/undershoot. REFER TO the 256Mb, 512Mb, or 1Gb DDR2 SDRAM data sheet for more detail. 23. tDAL = (nWR) + (tRP/tCK): For each of the terms above, if not already an integer, round to the next highest integer. tCK refers to the application clock period ...
Page 17
... SL72P8M64M8M-A05AY(W)U REGISTER ELECTRICAL CHARACTERISTICS Recommended Operating Temperature Range; VDD=VDDQ=+1.8V ±0.1V unless otherwise stated. Symbol Parameters Conditions VIH(DC) DC High-Level Input SSTL_18 Voltage for Addr/Ctrl/Cmd VIL(DC) DC Low-Level Input SSTL_18 Voltage for Addr/Ctrl/Cmd VIH(AC) AC High-Level Input SSTL_18 Voltage for Addr/Ctrl/Cmd VIL(AC) AC Low-Level Input ...
Page 18
... SL72P8M64M8M-A05AY(W)U PLL CLOCK DRIVER ELECTRICAL CHARACTERISTICS Recommended Operating Temperature Range; AVDDQ = VDDQ = +1.8V ±0.1V unless otherwise stated. Symbol Parameters VIH DC High-Level Input Voltage for /RESET LVCMOS VIL DC Low-Level Input Voltage for /RESET LVCMOS VIN Input Voltage Limits for CK, /CK, /RESET VIH ...
Page 19
... SL72P8M64M8M-A05AY(W)U REVISION HISTORY Rev. Change Description from Previous Revision -101 09/08/2005. Initial release. -102 04/27/2006. Address/CMD parity optional. -103 01/26/2006. Added “W” designator to part number suffix and ordering information to indicate that the product can be ordered with industrial operating temperature grade components. ...