XC56309AG100A Freescale Semiconductor, XC56309AG100A Datasheet - Page 152

• Manufacturer Part Number: XC56309AG100A
• Description: IC DSP 24BIT 100MHZ 144-TQFP
• Manufacturer: Freescale Semiconductor
• Series: DSP563xxr
• Type: Fixed Pointr

Specifications of XC56309AG100A

• Interface: Host Interface, SSI, SCI
• Clock Rate: 100MHz
• Non-volatile Memory: ROM (576 B)
• On-chip Ram: 24kB
• Voltage - I/o: 3.30V
• Voltage - Core: 3.30V
• Operating Temperature: -40°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Enhanced Synchronous Serial Interface (ESSI)
7-20
Bit Number
14
13
12
11
10
Table 7-4. ESSI Control Register B (CRB) Bit Definitions (Continued)
Bit Name
MOD
SYN
CKP
FSP
TE2
Reset Value
0
0
0
0
0
DSP56309 User’s Manual, Rev. 1
Transmit 2 Enable
Enables the transfer of data from TX2 to Transmit Shift Register 2. TE2 is
functional only when the ESSI is in Synchronous mode and is ignored when
the ESSI is in Asynchronous mode. When TE2 is set and a frame sync is
detected, transmitter 2 is enabled for that frame.
When TE2 is cleared, transmitter 2 is disabled after completing
transmission of data currently in the ESSI transmit shift register. Any data
present in TX2 is not transmitted. If TE2 is cleared, data can be written to
TX2; the TDE bit is cleared, but data is not transferred to transmit shift
register 2. If the TE2 bit is kept cleared until the start of the next frame, it
causes the SC1 signal to act as a serial I/O flag from the start of the frame
in both Normal mode and Network mode. The transmit enable sequence in
On-Demand mode can be the same as in Normal mode, or the TE2 bit can
be left enabled.
Note:
Mode Select
Selects the operational mode of the ESSI, as in Figure 7-8 on page -25,
Figure 7-9 on page -26, and Figure 7-10 on page -26. When MOD is
cleared, the Normal mode is selected; when MOD is set, the Network mode
is selected. In Normal mode, the frame rate divider determines the word
transfer rate: one word is transferred per frame sync during the frame sync
time slot. In Network mode, a word can be transferred every time slot. For
details, see Section 7.3.
Synchronous/Asynchronous
Controls whether the receive and transmit functions of the ESSI occur
synchronously or asynchronously with respect to each other. (See Figure
7-7 on page -24.) When SYN is cleared, the ESSI is in Asynchronous
mode, and separate clock and frame sync signals are used for the transmit
and receive sections. When SYN is set, the ESSI is in Synchronous mode,
and the transmit and receive sections use common clock and frame sync
signals. Only in Synchronous mode can more than one transmitter be
enabled.
Clock Polarity
Controls which bit clock edge data and frame sync are clocked out and
latched in. If CKP is cleared, the data and the frame sync are clocked out
on the rising edge of the transmit bit clock and latched in on the falling edge
of the receive bit clock. If CKP is set, the data and the frame sync are
clocked out on the falling edge of the transmit bit clock and latched in on the
rising edge of the receive bit clock.
Frame Sync Polarity
Determines the polarity of the receive and transmit frame sync signals.
When FSP is cleared, the frame sync signal polarity is positive; that is, the
frame start is indicated by the frame sync signal going high. When FSP is
set, the frame sync signal polarity is negative; that is, the frame start is
indicated by the frame sync signal going low.
The setting of the TE2 bit does not affect the generation of frame
sync or output flags.
Description
Freescale Semiconductor