EP4CGX150CF23I7N Altera, EP4CGX150CF23I7N Datasheet - Page 128
EP4CGX150CF23I7N
Manufacturer Part Number
EP4CGX150CF23I7N
Description
IC CYCLONE IV FPGA 150K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX150CF23I7N
Number Of Logic Elements/cells
149760
Number Of Labs/clbs
9360
Total Ram Bits
6480000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Family Name
Cyclone IV
Number Of Logic Blocks/elements
149760
# I/os (max)
270
Operating Supply Voltage (typ)
1.2V
Logic Cells
149760
Ram Bits
6635520
Operating Supply Voltage (min)
1.16V
Operating Supply Voltage (max)
1.24V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CGX150CF23I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 128 of 478
- Download datasheet (13Mb)
Table 6–4. Number of VREF Pins Per I/O Bank for Cyclone IV E Devices
Device
Note to
(1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as output only.
Bank
(1)
I/O
1
2
3
4
5
6
7
8
Table
EQPF
144-
1
1
1
1
1
1
1
1
EP4CE6
6–4:
UBGA
f
f
256-
1
1
1
1
1
1
1
1
1
FBGA
256-
1
1
1
1
1
1
1
1
Each Cyclone IV I/O bank has a VREF bus to accommodate voltage-referenced I/O standards. Each VREF pin is the reference
source for its V
the appropriate voltage level. If you do not use all the V
can use the VREF pin in the unused voltage-referenced groups as regular I/O pins. For example, if you have SSTL-2 Class I
input pins in I/O bank 3 and they are all placed in the VREFB1N[0] group, VREFB1N[0] must be powered with 1.25 V, and
the remaining VREFB1N[1..3] pins (if available) are used as I/O pins. If multiple V
the VREF pins must all be powered by the same voltage level because the VREF pins are shorted together within the same I/O
bank.
When VREF pins are used as regular I/Os, they have higher pin capacitance than regular user I/O pins. This has an impact on
the timing if the pins are used as inputs and outputs.
For more information about VREF pin capacitance, refer to the pin capacitance section in the
chapter.
For information about how to identify V
tool.
Table 6–4
EQPF
144-
1
1
1
1
1
1
1
1
EP4CE10
UBGA
256-
1
1
1
1
1
1
1
1
and
FBGA
256-
Table 6–5
1
1
1
1
1
1
1
1
REF
group. If you use a V
EQPF
144-
2
2
2
2
2
2
2
2
MBGA
summarize the number of VREF pins in each I/O bank for the Cyclone IV device family.
164-
2
2
2
2
2
2
2
2
EP4CE15
UBGA
256-
2
2
2
2
2
2
2
2
FBGA
256-
2
2
2
2
2
2
2
2
REF
FBGA
REF
484-
2
2
2
2
2
2
2
2
group for voltage-referenced I/O standards, connect the VREF pin for that group to
groups, refer to the Cyclone IV Device Pin-Out files or the Quartus II Pin Planner
EQPF
144-
1
1
1
1
1
1
1
1
EP4CE22
UBGA
256-
1
1
1
1
1
1
1
1
REF
FBGA
256-
1
1
1
1
1
1
1
1
groups in the I/O bank for voltage-referenced I/O standards, you
FBGA
484-
EP4CE30
4
4
4
4
4
4
4
4
FBGA
780-
4
4
4
4
4
4
4
4
UBGA
484-
4
4
4
4
4
4
4
4
EP4CE40
FBGA
484-
4
4
4
4
4
4
4
4
FBGA
780-
4
4
4
4
4
4
4
4
REF
groups are used in the same I/O bank,
UBGA
484-
2
2
2
2
2
2
2
2
EP4CE55
Cyclone IV Device Datasheet
FBGA
484-
2
2
2
2
2
2
2
2
FBGA
780-
2
2
2
2
2
2
2
2
UBGA
484-
3
3
3
3
3
3
3
3
EP4CE75
FBGA
484-
3
3
3
3
3
3
3
3
FBGA
780-
3
3
3
3
3
3
3
3
FBGA
484-
EP4CE115
3
3
3
3
3
3
3
3
FBGA
780-
3
3
3
3
3
3
3
3
Related parts for EP4CGX150CF23I7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: