MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 9

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
5.2
Table 11
Table 12
Freescale Semiconductor
Required assertion time of HRESET (input) to activate reset flow
Required assertion time of PORESET with stable power and clock applied to
SYS_CLK_IN
HRESET assertion (output)
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:3]) with
respect to negation of PORESET
Input hold time for POR configuration signals with respect to negation of HRESET
Time for the device to turn off POR configuration signal drivers with respect to the
assertion of HRESET
Time for the device to turn on POR configuration signal drivers with respect to the
negation of HRESET
Notes:
1. t
2. POR configuration signals consists of CFG_RESET_SOURCE[0:3].
SYS_CLK_IN
provides the reset initialization AC timing specifications.
provides the PLL lock times.
RESET AC Electrical Characteristics
System PLL lock time
e300 core PLL lock time
is the clock period of the input clock applied to SYS_CLK_IN.
Output low voltage
Output low voltage
Parameter/Condition
Characteristic
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 2
Table 10. RESET Pins DC Electrical Characteristics (continued)
Parameter/Condition
Table 11. RESET Initialization Timing Specifications
Symbol
V
V
OL
OL
Table 12. PLL Lock Times
Min
I
I
OL
OL
Condition
= 3.2 mA
= 8.0 mA
Max
100
100
Min
Min
512
32
32
4
0
1
Unit
μs
μs
Max
0.5
0.4
Max
4
Unit
t
t
t
t
Notes
V
V
SYS_CLK_IN
SYS_CLK_IN
SYS_CLK_IN
SYS_CLK_IN
RESET Initialization
Unit
ns
ns
ns
Notes
1, 2
1
1
2
9

Related parts for MPC8308VMAGD