MC68360ZP25L Freescale Semiconductor, MC68360ZP25L Datasheet - Page 617
MC68360ZP25L
Manufacturer Part Number
MC68360ZP25L
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360ZP25L
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360ZP25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360ZP25LR2
Manufacturer:
PMC
Quantity:
95
Company:
Part Number:
MC68360ZP25LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68360ZP25LR2
Manufacturer:
FREESCALE
Quantity:
20 000
- Current page: 617 of 962
- Download datasheet (4Mb)
Freescale Semiconductor, Inc.
Serial Management Controllers (SMCs)
Synchronization can be achieved in two ways. When the transmitter is connected to a TDM
channel, it can be synchronized to a time slot. Once the frame sync is received, the trans-
mitter waits for the first bit of its time slot to occur before transmission begins. Data will only
be transmitted during the time slots defined by the TSA. Secondly, when working with its
own set of pins (nonmultiplexed mode), the transmitter will start transmission when the
SMSYNx line is asserted (falling edge).
When a BD’s data has been completely written to the transmit FIFO, the L-bit is checked. If
the L-bit is set, the SMC writes the message status bits into the BD and clears the R-bit. It
will then start transmitting idles. When the end of the current BD has been reached and the
L-bit is not set (multibuffer mode), only the R-bit is cleared. In both cases, an interrupt is
issued according to the I-bit in the BD. By appropriately setting the I-bit in each BD, inter-
rupts can be generated after the transmission of each buffer, a specific buffer, or each block.
The SMC will then proceed to the next BD in the table.
If no additional buffers have been presented to the SMC for transmission and the L-bit was
cleared, an underrun is detected, and the SMC begins transmitting idles.
If the CM bit is set in the Tx BD, the R-bit will not be cleared, allowing the associated data
buffer to be retransmitted automatically when the CP next accesses this data buffer. For
instance, if a single Tx BD is initialized with the CM bit set and the W-bit set, the data buffer
will be continuously transmitted until the user clears the R-bit of the BD.
7.11.10.5 SMC TRANSPARENT RECEPTION PROCESSING. When the CPU32+ core
enables the SMC receiver in transparent mode, it will wait for synchronization before receiv-
ing data. Once synchronization is achieved, the receiver will transfer the incoming data into
memory according to the first Rx BD in the ring.
Synchronization can be achieved in two ways. When the receiver is connected to a TDM
channel, it can be synchronized to a time slot. Once the frame sync is received, the receiver
waits for the first bit of its time slot to occur before reception begins. Data will only be
received during the time slots defined by the TSA. Secondly, when working with its own set
of pins (nonmultiplexed mode), the receiver will start reception when the SMSYNx line is
asserted (falling edge).
When the data buffer has been filled, the SMC clears the E-bit in the BD and generates an
interrupt if the I-bit in the BD is set. If the incoming data exceeds the length of the data buffer,
the SMC will fetch the next BD in the table and, if it is empty, will continue to transfer data
to this BD’s associated data buffer.
If the CM bit is set in the Rx BD, the E-bit will not be cleared, allowing the associated data
buffer to be overwritten automatically when the CP next accesses this data buffer.
7.11.10.6 USING THE SMSYNx PIN FOR SYNCHRONIZATION. The SMSYNx pin offers
a method to synchronize the SMC channel externally. This method differs somewhat from
the synchronization options available in the SCCs and should be studied carefully. See Fig-
ure 7-78 for an example.
MC68360 USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Related parts for MC68360ZP25L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: