MPC7410RX500LE Freescale Semiconductor, MPC7410RX500LE Datasheet - Page 6

no-image

MPC7410RX500LE

Manufacturer Part Number
MPC7410RX500LE
Description
IC MPU 32BIT 500MHZ PPC 360-CBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC7410RX500LE

Processor Type
MPC74xx PowerPC 32-Bit
Speed
500MHz
Voltage
1.8V
Mounting Type
Surface Mount
Package / Case
360-FCCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC7410RX500LE
Manufacturer:
COILCRAFT
Quantity:
46 000
Part Number:
MPC7410RX500LE
Manufacturer:
MOTOLOLA
Quantity:
453
Part Number:
MPC7410RX500LE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC7410RX500LE
Manufacturer:
ALTERA
0
Features
6
— L2 is fully pipelined to provide 128 bits per L2 clock cycle to the L1s.
— Up to eight outstanding, out-of-order, cache misses between dL1 and L2/bus
— Up to seven outstanding, out-of-order transactions on the bus
— Load folding to fold new dL1 misses into older, outstanding load and store misses to the same line
— Store miss merging for multiple store misses to the same line. Only coherency action taken (that is,
— Two-entry finished store queue and four-entry completed store queue between load/store unit and dL1
— Separate additional queues for efficient buffering of outbound data (castouts, write throughs, and so on)
Bus interface
— MPX bus extension to 60x processor interface
— Mode-compatible with 60x processor interface
— 32-bit address bus
— 64-bit data bus
— Bus-to-core frequency multipliers of 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 9x
— Selectable interface voltages of 1.8, 2.5, and 3.3 V
Power management
— Low-power design with thermal requirements very similar to MPC740 and MPC750
— Low-voltage processor core
— Selectable interface voltages can reduce power in output buffers
— Three static power saving modes: doze, nap, and sleep
— Dynamic power management
Testability
— LSSD scan design
— IEEE Std 1149.1™ JTAG interface
— Array built-in self test (ABIST)—factory test only
— Redundancy on L1 data arrays and L2 tag arrays
Reliability and serviceability
— Parity checking on 60x and L2 cache buses
address only) for store misses merged to all 32 bytes of a cache line (no data tenure needed).
from dL1 and L2
supported
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
Freescale Semiconductor

Related parts for MPC7410RX500LE