DSPIC30F6014A-30I/PT Microchip Technology Inc., DSPIC30F6014A-30I/PT Datasheet - Page 139

no-image

DSPIC30F6014A-30I/PT

Manufacturer Part Number
DSPIC30F6014A-30I/PT
Description
DSP, 16-Bit, 144 KB Flash, 8KB RAM, 68 I/O, TQFP-80
Manufacturer
Microchip Technology Inc.
Type
DSPr
Datasheet

Specifications of DSPIC30F6014A-30I/PT

A/d Inputs
16-Channels, 12-Bit
Cpu Speed
30 MIPS
Eeprom Memory
4K Bytes
Input Output
68
Interface
CAN, I2C, SPI, UART/USART
Ios
68
Memory Type
Flash
Number Of Bits
16
Package Type
80-pin TQFP
Programmable Memory
144K Bytes
Ram Size
8K Bytes
Timers
5-16-bit, 2-32-bit
Voltage, Range
2.5-5.5
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F6014A-30I/PT
Manufacturer:
CIRRUS
Quantity:
240
Part Number:
DSPIC30F6014A-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F6014A-30I/PT
Manufacturer:
MICRCOHI
Quantity:
20 000
The following figure depicts the recommended circuit
for the conversion rates above 100 ksps. The
dsPIC30F6014A is shown as an example.
FIGURE 19-2:
The configuration procedures below give the required
setup values for the conversion speeds above 100
ksps.
19.7.1
The following configuration items are required to
achieve a 200 ksps conversion rate.
• Comply with conditions provided in Table 19-2.
• Connect external V
• Set SSRC<2.0> = 111 in the ADCON1 register to
• Enable automatic sampling by setting the ASAM
• Write the SMPI<3.0> control bits in the ADCON2
© 2006 Microchip Technology Inc.
the recommended circuit shown in Figure 19-2.
enable the auto convert option.
control bit in the ADCON1 register.
register for the desired number of conversions
between interrupts.
C2
0.1 F
R2
10
V
DD
V
DD
200 KSPS CONFIGURATION
GUIDELINE
C1
0.01 F
REF
dsPIC30F6011A/6012A/6013A/6014A
ADC VOLTAGE REFERENCE SCHEMATIC
1
2
3
4
5
6
7
8
9
10
V
V
13
14
15
16
17
18
19
20
+ and V
SS
DD
R1
10
REF
- pins following
V
DD
dsPIC30F6014A
V
Preliminary
DD
Note 1: Ensure adequate bypass capacitors are provided on each V
V
DD
• Configure the ADC clock period to be:
• Configure the sampling time to be 1 T
The following figure shows the timing diagram of the
ADC running at 200 ksps. The T
junction with the guidelines described above allows a
conversion speed of 200 ksps. See Example 19-1 for
code example.
by writing to the ADCS<5:0> control bits in the
ADCON3 register.
writing: SAMC<4:0> = 00001.
(14 + 1) x 200,000
V
V
60
59
58
57
56
55
54
53
52
50
49
DD
47
46
45
44
43
42
41
SS
1
V
See Note 1:
DD
C8
1 F
C5
1 F
V
AV
= 334 ns
DD
DD
C7
0.1 F
C4
0.1 F
AD
DS70143C-page 137
selection in con-
V
AV
DD
AD
DD
C6
0.01 F
C3
0.01 F
by
DD
V
AV
DD
pin.
DD

Related parts for DSPIC30F6014A-30I/PT