DS33R41+ Maxim Integrated Products, DS33R41+ Datasheet - Page 26

IC TXRX ETHERNET MAP 400-BGA

DS33R41+

Manufacturer Part Number
DS33R41+
Description
IC TXRX ETHERNET MAP 400-BGA
Manufacturer
Maxim Integrated Products
Type
Transceiverr
Datasheet

Specifications of DS33R41+

Number Of Drivers/receivers
4/4
Protocol
T1/E1/J1
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
TSYSCLK1
TSYSCLK2
TSYSCLK3
TSYSCLK4
TSSYNC1
TSSYNC2
TSSYNC3
TSSYNC4
TCHCLK1
TCHCLK2
TCHCLK3
TCHCLK4
TCHBLK1
TCHBLK2
TCHBLK3
TCHBLK4
TSYNC1
TSYNC2
TSYNC3
TSYNC4
TCLKT1
TCLKT2
TCLKT3
TCLKT4
TRING4
TSERI1
TSERI2
TSERI3
TSERI4
NAME
TSIG1
TSIG2
TSIG3
TSIG4
DS33R41 Inverse-Multiplexing Ethernet Mapper with Quad Integrated T1/E1/J1 Transceivers
W9, Y9
E13
N13
A14
P11
C13
D13
PIN
W4
W3
R7
H4
U4
N9
M4
D3
C2
H2
Y4
B9
A6
Y5
A2
A9
Y3
E3
P6
V5
B8
P7
J2
J5
J3
L9
T1/E1/J1 TRANSMIT FRAMER INTERFACE
TYPE
I/O
O
O
O
I
I
I
I
I
Transmit Analog Ring Output for Transceiver 4. Analog line-driver
outputs. Two connections are provided to improve signal quality. These
pins connect via a 1:2 step-up transformer to the network. See Section
for details.
Transmit Serial Data for Transceivers 1–4. Transmit NRZ serial data.
Sampled on the falling edge of TCLKT when the transmit-side elastic
store is disabled. Sampled on the falling edge of TSYSCLK when the
transmit-side elastic store is enabled.
Transmit System Clock for Transceivers 1–4. 8.192MHz clock used for
Interleaved Bus Operation. Used when the transmit-side elastic-store
function is enabled. See the Interleaved PCM Bus Operation section for
details on 8.192MHz operation using the IBO.
Transmit System Sync for Transceivers 1–4. Only used when the
transmit-side elastic store is enabled. A pulse at this pin will establish
either frame or multiframe boundaries for the transmit side. Should be tied
low in applications that do not use the transmit-side elastic store.
Transmit Clock for Transceivers 1–4. 1.544MHz or a 2.048MHz
primary clock. Used to clock data through the transmit-side formatter. Not
used for most DS33R41 applications.
Transmit Channel Block for Transceivers 1–4. A user-programmable
output that can be forced high or low during any of the channels.
Synchronous with TSYSCLK when the transmit-side elastic store is
enabled. Useful for locating individual channels in drop-and-insert
applications, for external per-channel loopback, and for per-channel
conditioning.
Transmit Channel Clock for Transceivers 1–4. A 192kHz (T1) or
256kHz (E1) clock that pulses high during the LSB of each channel. Can
also be programmed to output a gated transmit-bit clock for fractional
T1/E1 applications. Synchronous with TSYSCLK when the transmit-side
elastic store is enabled. Useful for parallel-to-serial conversion of channel
data.
Transmit Sync for Transceivers 1–4. A pulse at this pin will establish
either frame or multiframe boundaries for the transmit side. Can be
programmed to output either a frame or multiframe pulse. If this pin is set
to output pulses at frame boundaries, it can also be set via IOCR1.3 to
output double-wide pulses at signaling frames in T1 mode.
Transmit Signaling Input for Transceivers 1–4. When enabled, this
input will sample signaling bits for insertion into outgoing PCM data
stream. Sampled on the falling edge of TCLKT when the transmit-side
elastic store is disabled. Sampled on the falling edge of TSYSCLK when
the transmit-side elastic store is enabled.
26 of 335
FUNCTION
10

Related parts for DS33R41+