TMPM330FWFG Toshiba, TMPM330FWFG Datasheet - Page 264
![no-image](/images/manufacturer_photos/0/6/668/toshiba_sml.jpg)
TMPM330FWFG
Manufacturer Part Number
TMPM330FWFG
Description
Microcontrollers (MCU) MCU w/ ARM Cortex-M3 128K FLASH, 8K SRAM
Manufacturer
Toshiba
Specifications of TMPM330FWFG
Processor Series
TX03
Core
ARM Cortex M3
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
128K
Rom Type
Flash
Ram (kbytes)
8K
Number Of Pins
100
Package
LQFP(14×14)
Vcc
3V
Cpu Mhz
40
Ssp (ch) Spi
-
I2c/sio (ch)
3
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
-
Cs/wait Controller (ch)
-
Dma Controller
-
10-bit Da Converter
-
10-bit Ad Converter
12
12-bit Ad Converter
-
16-bit Timer / Counter
10
Motor / Igbt Control
-
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
-
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
Y
Hardware Cec Controller
Y
Comparators
-
Low-voltage Detector
-
Etm Hardware Trace
4-bit
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 264 of 528
- Download datasheet (6Mb)
10.11
Receive
10.11
10.11.1
10.11.2
10.11.3
10.11.2.1
10.11.2.2
10.11.3.1
SIOCLK clock pulses are used in receiving a single data bit and the data symbol is sampled at the seventh, eighth,
and ninth pulses. From these three samples, majority logic is applied to decide the received data.
Receive interrupt(INTRXx)
Receive
The receive counter is a 4-bit binary counter and is up-counted by SIOCLK. In the UART mode, sixteen
the shift clock outputted to the SCLK pin.
rising or falling edge of SCLK input signal depending on the SCxCR <SCLKS> setting.
normal start bit is detected.
the interrupt INTRXx is generated.
full flag (SCxMOD2<RBFLL>) is set to "1". The receive buffer full flag is "0" cleared by reading the receive
buffer.
Receive shift register
Receive Counter
Receive Control Unit
Receive Operation
SCxMOD2<RBFLL>
In the SCLK output mode with SCxCR <IOC> set to "0", the RXD pin is sampled on the rising edge of
In the SCLK input mode with SCxCR <IOC> set to "1", the serial receive data RXD pin is sampled on the
The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a
The received data is stored by 1 bit in the receive shift register. When a complete set of bits has been stored,
When the double buffer is enabled, the data is moved to the receive buffer (SCxBUF) and the receive buffer
I/O interface mode
UART Mode
Receive Buffer
Receive buffer
Figure 10-4 Receive Buffer Operation
DATA 1
Page 244
DATA 1
TMPM330FDFG/FYFG/FWFG
Receive buffer read
Related parts for TMPM330FWFG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![TMPM 10103](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10105](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10112](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10115](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet:
![TMPM 10124](/photos/21/70/217080/4689924_tmb.jpg)
Part Number:
Description:
AC/DC Power Modules
Manufacturer:
TRACOPOWER
Datasheet: