AD9847AKST Analog Devices Inc, AD9847AKST Datasheet - Page 4

IC CCD SIGNAL PROC 10BIT 48-LQFP

AD9847AKST

Manufacturer Part Number
AD9847AKST
Description
IC CCD SIGNAL PROC 10BIT 48-LQFP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 10-Bitr
Datasheet

Specifications of AD9847AKST

Rohs Status
RoHS non-compliant
Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Mounting Type
Surface Mount
Package / Case
48-LQFP
Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Sample Rate
40MSPS
Input Voltage Range
0.5V
Operating Supply Voltage (min)
2.7/3V
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
3.6/5.5V
Resolution
10b
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-20C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Package Type
LQFP
Number Of Channels
1
Current - Supply
-
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9847AKST
Manufacturer:
AD
Quantity:
1 831
Part Number:
AD9847AKST
Manufacturer:
ADI
Quantity:
244
Part Number:
AD9847AKST
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9847AKST*
Manufacturer:
a
Quantity:
1
Part Number:
AD9847AKSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9847AKSTZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
TIMING SPECIFICATIONS
AD9847
Parameter
MASTER CLOCK (CLI)
EXTERNAL MODE CLAMPING
SAMPLE CLOCKS
DATA OUTPUTS
SERIAL INTERFACE
*Maximum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp reference.
Specifications subject to change without notice.
CLI Clock Period
CLI High/Low Pulsewidth
Delay from CLI to Internal Pixel
CLPDM Pulsewidth
CLPOB Pulsewidth*
SHP Rising Edge to SHD Rising Edge
Output Delay from Programmed Edge
Pipeline Delay
Maximum SCK Frequency
SL to SCK Setup Time
SCK to SL Hold Time
SDATA Valid to SCK Rising Edge Setup
SCK Falling Edge to SDATA Valid Hold
SCK Falling Edge to SDATA Valid Read
Period Position
(C
L
to 29 pF, f
CLI
= 40 MHz, Serial Timing in Figures 3a and 3b, unless otherwise noted.)
t
t
t
t
t
t
t
f
t
t
t
t
t
Symbol
CLI
ADC
CLIDLY
CDM
COB
S1
SCLK
LS
LH
DS
DH
DV
OD
–4–
Min
25
12.5
4
2
10
10
10
10
10
10
10
Typ
6
10
20
6
9
Max
REV. A
Unit
ns
ns
ns
Pixels
Pixels
ns
ns
Cycles
MHz
ns
ns
ns
ns
ns

Related parts for AD9847AKST