SDKZSPF LSI, SDKZSPF Datasheet - Page 201

no-image

SDKZSPF

Manufacturer Part Number
SDKZSPF
Description
Manufacturer
LSI
Datasheet

Specifications of SDKZSPF

Lead Free Status / Rohs Status
Supplier Unconfirmed
9.3.7 Cycle-Step Command
9.3.8 Accessing Memory with the Debugger
9.3.8.1 sdbug400, zdxbug
memory location that has already been loaded into the data cache
modifies both the data cache and the memory. (With UART and JTAG
targets, modifying memory does not affect the data cache.)
The cycle-step command is only available for use with the cycle-
accurate simulator (ZSIM). This command causes the simulator to
advance the pipeline cycle-by-cycle.
Format:
Example:
The simulator is advanced by 10 clock cycles.
Debugger commands use memory addresses that are seven
hexadecimal digits in length.
The address format is shown in
most-significant) digit is the page number (0x0–0xF) from the mempcr
register, the sixth digit selects between internal (0) or external (1)
memory, the fifth digit selects instruction (0) or data (2) memory, and the
first four (right-most and least-significant) digits are the normal 16-bit
address. If any of the three most-significant digits are omitted from an
address, they are assumed to be zero.
Debugger Commands – Special Cases
Copyright © 1999-2003 by LSI Logic Corporation. All rights reserved.
cycle-step #
(sdbug) cycle-step 10
Figure
9.1. The seventh (left-most and
9-15