P80C592FFA NXP Semiconductors, P80C592FFA Datasheet - Page 49
![](/photos/31/32/313213/sot188-2_sml.jpg)
P80C592FFA
Manufacturer Part Number
P80C592FFA
Description
Manufacturer
NXP Semiconductors
Datasheet
1.P80C592FFA.pdf
(108 pages)
Specifications of P80C592FFA
Cpu Family
80C
Device Core
80C51
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
CAN/UART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
512Byte
# I/os (max)
40
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P80C592FFA
Manufacturer:
PANASONIC
Quantity:
1 200
Part Number:
P80C592FFA
Manufacturer:
PHI
Quantity:
20 000
Company:
Part Number:
P80C592FFA/00
Manufacturer:
SYSTECH
Quantity:
40
Part Number:
P80C592FFA/00
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
P80C592FFA/00,512
Manufacturer:
ON
Quantity:
300
Company:
Part Number:
P80C592FFA/00,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P80C592FFA/00,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P80C592FFA/00Ј¬512
Manufacturer:
NXP
Quantity:
702
Philips Semiconductors
13.5.15.3 Special Function Register CANCON
Table 63 SFR CANCON in Read access (address D9H)
Table 64 Description of the CANCON bits in Read access
When reading CANCON the Interrupt Register of the CAN-controller is accessed.
Table 65 SFR CANCON in Write access (address D9H)
Table 66 Description of the CANCON bits in Write access
When writing to CANCON then the Command Register of the CAN-controller is accessed.
1996 Jun 27
8-bit microcontroller with on-chip CAN
RX0A
BIT
BIT
7
7
6
5
4
3
2
1
0
7
7
6
5
4
3
2
1
0
WUI
OI
EI
TI
RI
RX0A
RX1A
WUM
SLP
COS
RRB
AT
TR
SYMBOL
SYMBOL
RX1A
6
6
Reserved; bits are read as HIGH.
Wake-Up Interrupt (see Table 39).
Overrun Interrupt (see Table 39).
Error Interrupt (see Table 39).
Transmit Interrupt (see Table 39).
Receive Interrupt (see Table 39).
RX0 Active (see Table 34).
RX1 Active (see Table 34).
Wake-Up Mode (see Table 34).
Sleep (see Table 34).
Clear Overrun Status (see Table 34).
Release Receive Buffer (see Table 34).
Abort Transmission (see Table 34).
Transmission Request (see Table 34).
WUM
5
5
WUI
SLP
4
4
49
COS
OI
3
3
FUNCTION
FUNCTION
RRB
EI
2
2
AT
TI
1
1
Product specification
P8xC592
TR
RI
0
0