P80C592FFA/00,518 NXP Semiconductors, P80C592FFA/00,518 Datasheet - Page 85
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
P80C592FFA/00,518
Manufacturer Part Number
P80C592FFA/00,518
Description
IC 80C51 MCU 8BIT ROMLESS 68PLCC
Manufacturer
NXP Semiconductors
Series
80Cr
Datasheet
1.P80C592FFA00512.pdf
(108 pages)
Specifications of P80C592FFA/00,518
Core Processor
8051
Core Size
8-Bit
Speed
16MHz
Connectivity
CAN, EBI/EMI, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
48
Program Memory Size
-
Program Memory Type
ROMless
Eeprom Size
-
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
68-LCC (J-Lead)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P80C592FFA/00,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
21 AC CHARACTERISTICS
See notes 1 and 2; C
Notes
1. For the AC Characteristics the following conditions are valid: P8xC592 FFA (FHA): V
2.
1996 Jun 27
External Program Memory
t
t
t
t
t
t
t
t
t
t
t
External data memory
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SYMBOL
LHLL
AVLL
LLAX
LLIV
LLPL
PLPH
PLIV
PXIX
PXIZ
AVIV
PLAZ
RLRH
WLWH
AVLL
LLAX
RLDV
RHDX
RHDZ
LLDV
AVDV
LLWL
AVWL
WHLH
QVWX
QVWH
WHQX
RLAZ
8-bit microcontroller with on-chip CAN
T
t
CLK
amb
= 40 to +85 C (125 C); f
=
---------- -
f
CLK
ALE pulse width
address valid to ALE LOW
address hold after ALE LOW
ALE LOW to valid instruction in
ALE LOW to PSEN LOW
PSEN pulse width
input instruction hold after PSEN
input instruction float after PSEN
address to valid instruction in
PSEN LOW to address float
RD pulse width
WR pulse width
address valid to ALE LOW
address hold after ALE LOW
RD LOW to valid data in
data hold after RD
data float after RD
ALE LOW to valid data in
address to valid data in
ALE LOW to RD or WR LOW
address valid to RD or WR LOW
RD or WR HIGH to ALE HIGH
data valid to WR transition
data valid time WR HIGH
data hold after WR
RD LOW to address float
1
PSEN LOW to valid instruction in
=
one oscillator clock period
L
= 100 pF for Port 0, ALE and PSEN; C
PARAMETER
CLK
= 1.2 to 16 MHz.
; t
CLK
85
23
33
33
143
0
275
275
8
33
0
138
120
23
13
288
13
f
CLK
MIN.
= 62.5 ns at f
= 16 MHz f
85
150
83
38
208
10
148
55
350
398
238
103
0
MAX.
L
= 80 pF for all other outputs unless otherwise specified.
CLK
127
43
53
53
205
0
400
400
28
53
0
200
203
43
33
433
33
CLK
MIN.
= 16 MHz.
= 12 MHz
233
145
59
312
10
252
97
517
585
300
123
0
MAX.
2t
t
t
t
3t
0
6t
6t
t
t
0
3t
4t
t
t
7t
t
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
VARIABLE CLOCK
MIN.
DD
1.2 to 16 MHz
50
40
30
30
55
30
40
50
40
45
100
100
50
130
150
= 5 V
Product specification
4t
3t
t
5t
10
5t
2t
8t
9t
3t
t
0
CLK
CLK
10%;
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
MAX.
P8xC592
+ 40
+ 50
25
165
100 ns
105 ns
105 ns
70
150 ns
165 ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UNIT