STEVAL-IPE012V1 STMicroelectronics, STEVAL-IPE012V1 Datasheet - Page 35

• Manufacturer Part Number: STEVAL-IPE012V1
• Description: EVAL BOARD ENERGY METER
• Manufacturer: STMicroelectronics
• Series: -r

Specifications of STEVAL-IPE012V1

• Design Resources: STEVAL-IPE012V1 Schematic STEVAL-IPE012V1 BOM
• Main Purpose: Power Management, Energy/Power Meter
• Embedded: Yes, MCU, 8-Bit
• Utilized Ic / Part: STPM10BTR, STM8L152
• Primary Attributes: Single Phase with 1 Current Transformer & Shunt
• Secondary Attributes: Tamper Detection
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-11462

STPM10
Figure 25. Timing for writing configuration and mode bits
1 bit DATA value+6-bits address+1 bit (0 or 1) as depicted in
binary command is 01011111 (0x5F), which is the one depicted, or 01011110 (0x5E):
The same procedure should be applied for the mode signals, but in this case the 6-bit
address must be taken from
The LSB of the command is also called the EXE bit because instead of the data bit value,
the corresponding serial clock pulse is used to generate the necessary latching signal. This
way the writing mechanism does not need the measurement clock in order to operate, which
makes the operation of SPI module of STPM10 completely independent from the rest of
device logic except for the signal POR.
Commands for changing system signals should be sent during active signals SCS and SYN,
as shown in
the STPM10 and make the SDA an input pin. A string of commands can be sent within one
period of active SCS and SYN signals, or a command can be followed by reading the data
record. However, in this case, the SYN should be deactivated in order to enable the SDA
output driver, and a SYN pulse should be applied before activation of the SCS in order to
latch the data.
t
t
t
t
t
t
t
t
t
t
1
2
3
4
3
3
5
6
8
9
: data value is placed in SDA
: SDA value is stable and shifted into the device
: end of SPI writing
: SPI enters idle state
→ t
→ t
→ t
→ t
→ t
→ t
Figure 25
2
3
5
5
6
7
: 1 bit data value
: 6 bit address of the destination latch
: 1 bit EXE command
(> 30 ns): SPI enabled for write operation
(> 10 µs): writing clock period
(> 30 ns): SPI out of idle state
. The SYN must be put low in order to disable the SDA output driver of
Table 12
Doc ID 17728 Rev 3
.
Figure 25
. In this case the
Theory of operation
35/51