DS21Q50L Maxim Integrated Products, DS21Q50L Datasheet - Page 37

IC TRANSCEIVER E1 QUAD 100-LQFP

DS21Q50L

Manufacturer Part Number
DS21Q50L
Description
IC TRANSCEIVER E1 QUAD 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q50L

Function
Transceiver
Interface
E1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
230mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
AIS Alarms Detector and Generator, Loopback Functions, PRBS Generator / Detector, Remote Detector and Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q50L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q50L
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21Q50L+
Quantity:
5 530
Part Number:
DS21Q50L+
Manufacturer:
SPANSION
Quantity:
119
Part Number:
DS21Q50L+
Manufacturer:
MAXIM
Quantity:
3
Part Number:
DS21Q50L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q50L+
Manufacturer:
ST
0
Part Number:
DS21Q50L-W+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q50LN
Manufacturer:
NS
Quantity:
12
Part Number:
DS21Q50LN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit
Name
PRBSD
NAME
RCMF
LOTC
RMF
TMF
RAF
TAF
SEC
RMF
7
BIT
7
6
5
4
3
2
1
0
RAF
Receive CAS Multiframe. Set every 2ms (regardless if CAS signaling is enabled or not)
on receive multiframe boundaries.
Receive Align Frame. Set every 250µs at the beginning of align frames. Used to alert the
host that Si and Sa bits are available in the RAF and RNAF registers.
Transmit Multiframe. Set every 2ms (regardless if CRC4 is enabled) on transmit
multiframe boundaries.
One-Second Timer. Set on increments of one second based on RCLK. If CCR2.7 = 1, this
bit is set every 62.5ms instead of once a second.
Transmit Align Frame. Set every 250µs at the beginning of align frames. Used to alert the
host that the TAF and TNAF registers need to be updated.
Loss-of-Transmit Clock. Set when the TCLK pin has not transitioned for one channel time
(or 3.9ms).
Receive CRC4 Multiframe. Set on CRC4 multiframe boundaries; continues to be set every
2ms on an arbitrary boundary if CRC4 is disabled.
Pseudorandom Bit-Sequence Detect. When receive PRBS is enabled, this bit is set when
the 2
framed, unframed, or in a specific time slot.
6
SR2
Status Register 2
0B Hex
15
- 1 PRBS pattern is detected at RPOS and RNEG. The PRBS pattern can be
TMF
5
SEC
4
37 of 87
TAF
3
FUNCTION
LOTC
2
RCMF
1
PRBSD
0

Related parts for DS21Q50L