AT32UC3B1128 Atmel Corporation, AT32UC3B1128 Datasheet - Page 322

no-image

AT32UC3B1128

Manufacturer Part Number
AT32UC3B1128
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3B1128

Flash (kbytes)
128 Kbytes
Pin Count
48
Max. Operating Frequency
60 MHz
Cpu
32-bit AVR
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
28
Ext Interrupts
28
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
6
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0-3.6 or (1.65-1.95+3.0-3.6)
Operating Voltage (vcc)
3.0-3.6 or (1.65-1.95+3.0-3.6)
Fpu
No
Mpu / Mmu
Yes / No
Timers
10
Output Compare Channels
16
Input Capture Channels
6
Pwm Channels
13
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3B1128-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3B1128-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3B1128-U
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
21.6.8
32059L–AVR32–01/2012
Modem Mode
Figure 21-36. Example of RTS Drive with Timeguard Enabled
The USART features a modem mode, supporting asynchronous communication with the follow-
ing signal pins: Data Terminal Ready (DTR), Data Set Ready (DSR), Request to Send (RTS),
Clear to Send (CTS), Data Carrier Detect (DCD), and Ring Indicator (RI). Writing 0x3 to
MR.MODE enables this mode, and the USART will behave as a Data Terminal Equipment
(DTE), controlling DTR and RTS, whilst detecting level changes on DSR, DCD, CTS, and RI.
Table 21-12
connections.
Table 21-12. Circuit References
The DTR pin is controlled by writing a one to the DTR enable and disable bits (DTREN,
DTRDIS) in CR. It is low when enabled, and high when disabled. The RTS pin is controlled
automatically.
Detected level changes can trigger interrupts, and are reported by the respective Input Change
bits (RIIC, DSRIC, DCDIC, and CTSIC) in CSR. These status bit are automatically cleared when
CSR is read. When the CTS pin goes high, the USART will wait for the transmitter to complete
any ongoing character transmission before automatically disabling it.
USART Pin
TXD
RTS
DTR
RXD
CTS
DSR
DCD
RI
shows USART signal pins with the corresponding standardized modem
Baud Rate
TXEMPTY
TXRDY
Clock
Write
V.24
2
4
20
3
5
6
8
22
THR
TXD
RTS
Start
Bit
D0
D1
CCITT
103
105
108.2
104
106
107
109
125
D2
D3
D4
D5
D6
D7
Direction
From terminal to modem
From terminal to modem
From terminal to modem
From modem to terminal
From terminal to modem
From terminal to modem
From terminal to modem
From terminal to modem
Parity
Bit
Stop
Bit
TG = 4
322

Related parts for AT32UC3B1128