ATmega1281R231 Atmel Corporation, ATmega1281R231 Datasheet - Page 162

• Manufacturer Part Number: ATmega1281R231
• Manufacturer: Atmel Corporation

Specifications of ATmega1281R231

• Flash (kbytes): 128 Kbytes
• Max. Operating Frequency: 16 MHz
• Max I/o Pins: 54
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 8
• Eeprom (bytes): 4096
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 6
• Frequency Band: 2.4 GHz
• Max Data Rate (mb/s): 2
• Antenna Diversity: Yes
• External Pa Control: Yes
• Power Output (dbm): 3
• Receiver Sensitivity (dbm): -101
• Receive Current Consumption (ma): 13.2
• Transmit Current Consumption (ma): 14.4
• Link Budget (dbm): 104

17.11.10 TCCR3C – Timer/Counter 3 Control Register C
17.11.11 TCCR4C – Timer/Counter 4 Control Register C
17.11.12 TCCR5C – Timer/Counter 5 Control Register C
17.11.13 TCNT1H and TCNT1L – Timer/Counter 1
17.11.14 TCNT3H and TCNT3L – Timer/Counter 3
2549N–AVR–05/11
•
•
•
The FOCnA/FOCnB/FOCnC bits are only active when the WGMn3:0 bits specifies a non-PWM
mode. When writing a logical one to the FOCnA/FOCnB/FOCnC bit, an immediate compare
match is forced on the waveform generation unit. The OCnA/OCnB/OCnC output is changed
according to its COMnx1:0 bits setting. Note that the FOCnA/FOCnB/FOCnC bits are imple-
mented as strobes. Therefore it is the value present in the COMnx1:0 bits that determine the
effect of the forced compare.
A FOCnA/FOCnB/FOCnC strobe will not generate any interrupt nor will it clear the timer in Clear
Timer on Compare Match (CTC) mode using OCRnA as TOP.
The FOCnA/FOCnB/FOCnB bits are always read as zero.
• Bit 4:0 – Reserved Bits
These bits are reserved for future use. For ensuring compatibility with future devices, these bits
must be written to zero when TCCRnC is written.
Bit
(0x92)
Read/Write
Initial Value
Bit
(0xA2)
Read/Write
Initial Value
Bit
(0x122)
Read/Write
Initial Value
Bit
(0x85)
(0x84)
Read/Write
Initial Value
Bit
(0x95)
(0x94)
Read/Write
Initial Value
Bit 7 – FOCnA: Force Output Compare for Channel A
Bit 6 – FOCnB: Force Output Compare for Channel B
Bit 5 – FOCnC: Force Output Compare for Channel C
FOC3A
FOC4A
FOC5A
R/W
R/W
W
W
W
7
0
7
0
7
0
7
0
7
0
FOC3B
FOC4B
FOC5B
R/W
R/W
W
W
W
6
0
6
0
6
0
6
0
6
0
ATmega640/1280/1281/2560/2561
FOC3C
FOC4C
FOC3C
R/W
R/W
W
W
W
5
0
5
0
5
0
5
0
5
0
R/W
R/W
R
R
R
4
–
0
4
–
0
4
–
0
4
0
4
0
TCNT1[15:8]
TCNT3[15:8]
TCNT1[7:0]
TCNT3[7:0]
R/W
R/W
R
R
R
3
0
3
0
3
–
0
3
–
0
3
–
0
R/W
R/W
2
0
2
0
R
R
R
2
–
0
2
–
0
2
–
0
R/W
R/W
R
R
R
1
0
1
0
1
0
1
0
1
0
–
–
–
R/W
R/W
R
R
R
0
0
0
0
0
–
0
0
–
0
0
–
0
TCCR3C
TCCR4C
TCCR5C
TCNT1H
TCNT1L
TCNT3H
TCNT3L
162