ATmega1281R231 Atmel Corporation, ATmega1281R231 Datasheet - Page 444

• Manufacturer Part Number: ATmega1281R231
• Manufacturer: Atmel Corporation

Specifications of ATmega1281R231

• Flash (kbytes): 128 Kbytes
• Max. Operating Frequency: 16 MHz
• Max I/o Pins: 54
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 8
• Eeprom (bytes): 4096
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 6
• Frequency Band: 2.4 GHz
• Max Data Rate (mb/s): 2
• Antenna Diversity: Yes
• External Pa Control: Yes
• Power Output (dbm): 3
• Receiver Sensitivity (dbm): -101
• Receive Current Consumption (ma): 13.2
• Transmit Current Consumption (ma): 14.4
• Link Budget (dbm): 104

2549N–AVR–05/11
24 2-wire Serial Interface .......................................................................... 241
25 AC – Analog Comparator .................................................................... 271
26 ADC – Analog to Digital Converter ..................................................... 275
27 JTAG Interface and On-chip Debug System ..................................... 296
28 IEEE 1149.1 (JTAG) Boundary-scan ................................................... 302
24.1
24.2
24.3
24.4
24.5
24.6
24.7
24.8
24.9
25.1
25.2
26.1
26.2
26.3
26.4
26.5
26.6
26.7
26.8
27.1
27.2
27.3
27.4
27.5
27.6
27.7
27.8
27.9
28.1
28.2
Features ........................................................................................................241
2-wire Serial Interface Bus Definition ............................................................241
Data Transfer and Frame Format ..................................................................242
Multi-master Bus Systems, Arbitration and Synchronization .........................245
Overview of the TWI Module .........................................................................246
Using the TWI ................................................................................................249
Transmission Modes .....................................................................................252
Multi-master Systems and Arbitration ............................................................265
Register Description ......................................................................................266
Analog Comparator Multiplexed Input ...........................................................271
Register Description ......................................................................................272
Features ........................................................................................................275
Operation .......................................................................................................276
Starting a Conversion ....................................................................................277
Prescaling and Conversion Timing ................................................................278
Changing Channel or Reference Selection ...................................................282
ADC Noise Canceler .....................................................................................283
ADC Conversion Result .................................................................................288
Register Description ......................................................................................289
Features ........................................................................................................296
Overview ........................................................................................................296
TAP - Test Access Port .................................................................................297
Using the Boundary-scan Chain ....................................................................299
Using the On-chip Debug System .................................................................299
On-chip Debug Specific JTAG Instructions ...................................................300
Using the JTAG Programming Capabilities ...................................................301
Bibliography ...................................................................................................301
On-chip Debug Related Register in I/O Memory ...........................................301
Features ........................................................................................................302
System Overview ...........................................................................................302
ATmega640/1280/1281/2560/2561
v