ATxmega16D4 Atmel Corporation, ATxmega16D4 Datasheet - Page 188
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega16D4
Manufacturer Part Number
ATxmega16D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega16D4
Flash (kbytes)
16 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega16D4-AU
Manufacturer:
Atmel
Quantity:
438
Part Number:
ATxmega16D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega16D4-MH
Manufacturer:
Atmel
Quantity:
1 605
Company:
Part Number:
ATxmega16D4-MHR
Manufacturer:
SANYO
Quantity:
50
Part Number:
ATxmega16D4-MHR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
16.10.3
8210B–AVR–04/10
STATUS– TWI Slave Status Register
• Bit 2 - ACKACT: Acknowledge Action
The Acknowledge Action (ACKACT) bit defines the slave's acknowledge behavior after an
address or data byte is received from the master. The Acknowledge Action is executed when a
command is written to the CMD bits. If the SMEN bit in the CTRLA register is set, the Acknowl-
edge Action is performed when the DATA register is read.
Table 16-6
Table 16-6.
• Bit 1:0 - CMD[1:0]: Command
Writing the Command (CMD) bits triggers the slave operation as defined by
CMD bits are strobe bits, and always read as zero. The operation is dependent on the slave
interrupt flags, DIF and APIF. The Acknowledge Action is only executed when the slave receives
data bytes or address byte from the master.
Table 16-7.
Writing the CMD bits will automatically clear the slave interrupt flags, the CLKHOLD flag and
release the SCL line. The ACKACT bit and CMD bits can be written at the same time, and then
the Acknowledge Action will be updated before the command is triggered.
Bit
+0x02
Read/Write
Initial Value
CMD[1:0]
00
01
10
11
lists the acknowledge actions.
ACKACT
R/W
DIF
7
0
TWI slave acknowledge action
TWI slave command
0
1
Used to complete transaction
Used in response to an Address Byte (APIF is set)
Used in response to a Data Byte (DIF is set)
DIR
X
X
0
1
0
1
0
1
APIF
R/W
6
0
Operation
No action
Reserved
Execute Acknowledge Action succeeded by waiting for any START
(S/Sr) condition.
Wait for any START (S/Sr) condition.
Execute Acknowledge Action succeeded by reception of next byte.
Execute Acknowledge Action succeeded by the DIF being set
Execute Acknowledge Action succeeded by waiting for the next byte.
No operation.
CLKHOLD
R/W
5
0
Action
Send ACK
Send NACK
RXACK
R
4
0
COLL
R/W
3
0
BUSERR
R/W
2
0
R/W
DIR
1
0
XMEGA D
Table
R/W
AP
0
0
16-7. The
STATUS
188