ATxmega16D4 Atmel Corporation, ATxmega16D4 Datasheet - Page 197
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega16D4
Manufacturer Part Number
ATxmega16D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega16D4
Flash (kbytes)
16 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega16D4-AU
Manufacturer:
Atmel
Quantity:
438
Part Number:
ATxmega16D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega16D4-MH
Manufacturer:
Atmel
Quantity:
1 605
Company:
Part Number:
ATxmega16D4-MHR
Manufacturer:
SANYO
Quantity:
50
Part Number:
ATxmega16D4-MHR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
17.6.2
17.6.3
8210B–AVR–04/10
INTCTRL - SPI Interrupt Control Register
STATUS - SPI Status Register
The relationship between SCK and the Peripheral Clock frequency (clk
4 on page
Table 17-4.
• Bits 7:2 - Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bits 1:0 - INTLVL[1:0]: SPI Interrupt Level
These bits enable the SPI Interrupt and select the interrupt level as described in
Programmable Multi-level Interrupt Controller” on page
gered when the IF in the STATUS register is set.
• Bit 7 - IF: SPI Interrupt Flag
When a serial transfer is complete and one byte is completely shifted in/out of the DATA regis-
ter, the IF bit is set. If SS is an input and is driven low when the SPI is in Master mode, this will
also set the IF bit. The IF is cleared by hardware when executing the corresponding interrupt
handling vector. Alternatively, the SPIF bit can be cleared by first reading the STATUS register
with IF set, and then access the DATA register.
Bit
+0x01
Read/Write
Initial Value
Bit
+0x02
Read/Write
Initial Value
CLK2X
0
0
0
0
1
1
1
1
197.
IF
7
–
R
0
R
7
0
Relationship Between SCK and the Peripheral Clock (clk
WCOL
6
–
R
0
R
6
0
PRESCALER[1:0]
R
R
5
–
0
5
–
0
00
01
10
11
00
01
10
11
R
R
4
–
0
4
–
0
R
R
3
–
0
3
–
0
SCK Frequency
clk
clk
clk
clk
clk
clk
clk
clk
PER
PER
PER
PER
PER
PER
PER
PER
95. The enabled interrupt will be trig-
/4
/16
/64
/128
/2
/8
/32
/64
R
R
2
–
0
2
–
0
PER
R/W
PER
R
1
0
1
–
0
INTLVL[1:0]
)is shown in
) frequency
XMEGA D
R/W
”Interrupts and
R
0
0
0
–
0
Table 17-
INTCTRL
STATUS
197