ATxmega16D4 Atmel Corporation, ATxmega16D4 Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega16D4
Manufacturer Part Number
ATxmega16D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega16D4
Flash (kbytes)
16 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega16D4-AU
Manufacturer:
Atmel
Quantity:
438
Part Number:
ATxmega16D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega16D4-MH
Manufacturer:
Atmel
Quantity:
1 605
Company:
Part Number:
ATxmega16D4-MHR
Manufacturer:
SANYO
Quantity:
50
Part Number:
ATxmega16D4-MHR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
6.11.4
6.11.5
6.11.6
8210B–AVR–04/10
COMP0 - Oscillator Compare Register 0
COMP1 - Oscillator Compare Register 1
COMP2 - Oscillator Compare Register 2
• Bit 4:0 - CALH[12:8]: DFLL Calibration bits
These bits hold the 6 Most Significant Bits (MSB) of the calibration value for the oscillator. A fac-
tory-calibrated value is loaded from the signature row of the device and written to this register
during reset, giving an oscillator frequency approximate to the nominal frequency for the oscilla-
tor. These bits are not changed during automatic runtime calibration of the oscillator.
COMP0, COMP1 and COMP2 represent the register value COMP that hold the oscillator com-
pare value. During reset COMP is loaded with the default value representing the ideal
relationship between oscillator frequency and the 1.024 kHz reference clock. It is possible to
write these bits from software, and then enable the oscillator to tune to a frequency different than
its nominal frequency. These bits can only be written when the DFLL is disabled.
• Bit 7:0 - COMP[7:0]
These bits are the low byte of the COMP register.
• Bit 7:0 - COMP[15:8]
These bits are the middle byte of the COMP register.
• Bit 7:4 - Reserved
These bits are reserved and will always be read as zero. For compatibility with future devices,
always write these bits to zero when this register is written.
• Bit 3:0 - COMP[19:16]
These bits are the highest bits of the COMP register.
Bit
+0x06
Read/Write
Initial Value
Bit
+0x04
Read/Write
Initial Value
Bit
+0x05
Read/Write
Initial Value
R/W
R/W
R
7
–
0
7
0
7
0
R/W
R/W
R
6
–
0
6
0
6
0
R/W
R/W
R
5
–
0
5
0
5
0
R/W
R/W
R
4
–
0
4
0
4
0
COMP[15:8]
COMP[7:0]
R/W
R/W
R/W
3
0
3
0
3
0
R/W
R/W
2
0
R/W
2
0
COMP[19:16]
2
0
R/W
R/W
1
0
R/W
1
0
1
0
XMEGA D
R/W
R/W
0
0
R/W
0
0
0
0
COMP2
COMP1
COMP0
72