ATxmega32A4 Atmel Corporation, ATxmega32A4 Datasheet - Page 58

• Manufacturer Part Number: ATxmega32A4
• Manufacturer: Atmel Corporation

Specifications of ATxmega32A4

• Flash (kbytes): 32 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Speed: No
• Usb Interface: No
• Spi: 7
• Twi (i2c): 2
• Uart: 5
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 4
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 5
• Output Compare Channels: 16
• Input Capture Channels: 16
• Pwm Channels: 16
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

5.14.4
8077H–AVR–12/09
TRIGSRC - DMA Channel Trigger Source
Table 5-6.
• Bit 1:0 - DESTDIR[1:0]: DMA Channel Destination Address Mode
These bits decide the DMA channel destination address mode according to
58. These bits can not be changed if the channel is busy.
Table 5-7.
• Bit 7:0 - TRIGSRC[7:0]: DMA Channel Trigger Source Select
These bits select which trigger source is used for triggering a transfer on the DMA channel. A
zero value means that the trigger source is disabled. For each trigger source the value to put in
the TRIGSRC register is the sum of the module or peripheral’s base value, and the offset value
for the trigger source in the module or peripherals.
for all module and peripherals.
value for the trigger sources in the different modules and peripheral types. For modules or
peripherals which does not exist for a device, the transfer trigger does not exist. Refer to the
device data sheet for the list of peripherals available.
Bit
+0x03
Read/Write
Initial Value
DESTRELOAD[1:0]
DESTDIR[1:0]
00
01
10
11
00
01
10
11
R/W
DMA channel destination address reload settings
DMA channel destination address mode settings
7
0
Group Configuration
Group Configuration
R/W
6
0
TRANSACTION
BLOCK
BURST
NONE
FIXED
DEC
Table 5-9 on page 59
INC
R/W
-
5
0
R/W
4
0
TRIGSRC[7:0]
Description
Fixed
Increment
Decrement
Reserved
Description
No reload performed.
DMA channel destination address register is reloaded
with initial value at end of each block transfer.
DMA channel destination address register is reloaded
with initial value at end of each burst transfer.
DMA channel destination address register is reloaded
with initial value at end of each transaction.
R/W
Table 5-8 on page 59
3
0
to
Table 5-12 on page 60
R/W
2
0
R/W
1
0
shows the base value
XMEGA A
Table 5-7 on page
R/W
shows the offset
0
0
TRIGSRC
58