ST7MC2M9 STMicroelectronics, ST7MC2M9 Datasheet - Page 90

• Manufacturer Part Number: ST7MC2M9
• Description: 8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC,BRUSHLESS MOTOR CONTROL, 5 TIMERS, SPI, LINSCI(TM)
• Manufacturer: STMicroelectronics

Specifications of ST7MC2M9

• Hdflash Endurance: 100 cycles, data retention
• Clock Sources: crystal/ceramic resonator oscillators and by-pass for external clock, clock security system.
• Four Power Saving Modes: Halt, Active-Halt, Wait and Slow
• Main Clock Controller With: Real time base, Beep and Clock-out capabilities
• Two 16-bit Timers With: 2 input captures, 2 output compares, external clock input, PWM and pulse generator modes
• 8-bit Pwm Auto-reload Timer With: 2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector

Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 =
This bit is used only to output the signal from the
timer on the OCMP1 pin (OLV1 in Output Com-
pare mode, both OLV1 and OLV2 in PWM and
one-pulse mode). Whatever the value of the OC1E
bit, the Output Compare 1 function of the timer re-
mains active.
0: OCMP1 pin alternate function disabled (I/O pin
1: OCMP1 pin alternate function enabled.
Bit 6 =
This bit is used only to output the signal from the
timer on the OCMP2 pin (OLV2 in Output Com-
pare mode). Whatever the value of the OC2E bit,
the Output Compare 2 function of the timer re-
mains active.
0: OCMP2 pin alternate function disabled (I/O pin
1: OCMP2 pin alternate function enabled.
Bit 5 =
0: One Pulse Mode is not active.
1: One Pulse Mode is active, the ICAP1 pin can be
90/309
1
OC1E OC2E OPM PWM CC1 CC0 IEDG2 EXEDG
free for general-purpose I/O).
free for general-purpose I/O).
used to trigger one pulse on the OCMP1 pin; the
active transition is given by the IEDG1 bit. The
length of the generated pulse depends on the
contents of the OC1R register.
7
One Pulse Mode.
Output Compare 1 Pin Enable.
Output Compare 2 Pin Enable.
(Cont’d)
0
Bit 4 =
0: PWM mode is not active.
1: PWM mode is active, the OCMP1 pin outputs a
Bit 3, 2 =
The timer clock mode depends on these bits:
gramming the external clock configuration stops
the counter.
Bit 1 =
This bit determines which type of level transition
on the ICAP2 pin will trigger the capture.
0: A falling edge triggers the capture.
1: A rising edge triggers the capture.
Bit 0 =
This bit determines which type of level transition
on the external clock pin EXTCLK will trigger the
counter register.
0: A falling edge triggers the counter register.
1: A rising edge triggers the counter register.
External Clock (where
programmable cyclic signal; the length of the
pulse depends on the value of OC1R register;
the period depends on the value of OC2R regis-
ter.
: If the external clock pin is not available, pro-
available)
f
f
f
CPU
CPU
CPU
/ 4
/ 2
/ 8
Pulse Width Modulation.
Input Edge 2.
External Clock Edge.
Clock Control.
0
0
1
1
0
1
0
1