ST72324BK2 STMicroelectronics, ST72324BK2 Datasheet - Page 148

no-image

ST72324BK2

Manufacturer Part Number
ST72324BK2
Description
5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72324BK2

Hdflash Endurance
1 kcycle at 55 °C, data retention 40 years at 85 °C
Clock Sources
crystal/ceramic resonator oscillators, int. RC osc. and ext. clock input
4 Power Saving Modes
Slow, Wait, Active-halt, and Halt
Electrical characteristics
12.5.3
12.5.4
148/193
Supply and clock managers
The previous current consumption specified for the ST7 functional operating modes over
temperature range does not take into account the clock source current consumption. To
obtain the total device consumption, the two current values must be added (except for Halt
mode).
Table 91.
1. Data based on characterization results done with the external components specified in
2. As the oscillator is based on a current source, the consumption does not depend on the voltage.
On-chip peripherals
Table 92.
1. Data based on a differential I
2. Data based on a differential I
3. Data based on a differential I
4. Data based on a differential I
Symbol
I
I
I
I
I
.
DD(ADC)
DD(TIM)
DD(RCINT)
DD(SPI)
DD(SCI)
Symbol
I
I
I
DD(RES)
DD(PLL)
DD(LVD)
tested in production.
f
SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the
pad toggling consumption.
SCI data transmit sequence.
conversions.
CPU
/4) and timer counter stopped (only TIMD bit set). Data valid for one timer.
16-bit timer supply current
SPI supply current
SCI supply current
ADC supply current when converting
Supply current of internal RC oscillator
Supply current of resonator oscillator
PLL supply current
LVD supply current
Oscillators, PLL and LVD current consumption
On-chip peripherals current consumption
Parameter
Parameter
DD
(2)
(3)
DD
DD
DD
measurement between reset configuration (SPI disabled) and a permanent
measurement between reset configuration (timer counter running at
measurement between SCI low power state (SCID = 1) and a permanent
measurement between reset configuration and continuous A/D
(1)
(4)
(1)(2)
T
V
A
DD
= 25 °C, f
= 5.0 V
Conditions
V
DD
CPU
Conditions
= 5V
= 4 MHz,
see
Typ
625
360
150
on page 150
Section 12.6.3
Section
ST72324Bxx
Max
300
12.6.3, not
Typ Unit
400
50
Unit
µA
µA

Related parts for ST72324BK2