PM5366-PI PMC-Sierra, Inc., PM5366-PI Datasheet - Page 40

no-image

PM5366-PI

Manufacturer Part Number
PM5366-PI
Description
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM5366-PI
Manufacturer:
PMC
Quantity:
1 831
PRELIMINARY
DATASHEET
PMC-2010672
8
Pin Name
DS3 and E3 Line Side Interface
RCLK[3]
RCLK[2]
RCLK[1]
RPOS/RDAT[3]
RPOS/RDAT[2]
RPOS/RDAT[1]
RNEG/RLCV[3]
RNEG/RLCV[2]
RNEG/RLCV[1]
TCLK[3]
TCLK[2]
TCLK[1]
PROPRIETARY AND CONFIDENTIAL
PIN DESCRIPTION
Type
Input
Input
Input
Output R3
ISSUE 1
Pin
No.
P1
T1
Y1
P2
U1
V3
P3
T3
W2
V1
W3
Function
Receive Input Clocks (RCLK[3:1]). RCLK[3:1]
provide the receive direction timing for the three DS3s
or E3s. RCLK[3:1] are nominally 44.736 MHz or
34.368 MHz, 50% duty cycle clock inputs.
Positive Input Pulse (RPOS[3:1]). RPOS[3:1]
represent the positive pulses received on the B3ZS-
encoded DS3s or HDB3-encoded E3s when dual rail
input format is selected.
Receive Data Input (RDAT[3:1]). RDAT[3:1]
represent the NRZ (unipolar) DS3 or E3 input data
streams when single rail input format is selected.
RPOS[3:1] and RDAT[3:1] are sampled on the rising
edge of the associated RCLK by default and may be
enabled to be sampled on the falling edge of the
associated RCLK by setting the RFALL bit in the
DS3/E3 Master Receive Line Options register.
Negative Input Pulse (RNEG[3:1]). RNEG[3:1]
represent the negative pulses received on the B3ZS-
encoded DS3s or HDB3-encoded E3s when dual rail
input format is selected.
Line code violation (RLCV[3:1]). RLCV[3:1]
represent receive line code violations when single rail
input format is selected.
RNEG[3:1] and RLCV[3:1] are sampled on the rising
edge of the associated RCLK by default and may be
enabled to be sampled on the falling edge of RCLK by
setting the RFALL bit in the DS3/E3 Master Receive
Line Options register.
Transmit Clock (TCLK[3:1]). TCLK[3:1] provide
timing for circuitry downstream of the DS3 and E3
transmitters of the TEMAP-84. TCLK[3:1] are
nominally 44.736 MHz or 34.368 MHz, 50% duty cycle
clocks.
28
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PM5366 TEMAP-84

Related parts for PM5366-PI