KSZ8841-16 Micrel Semiconductor, KSZ8841-16 Datasheet - Page 56

no-image

KSZ8841-16

Manufacturer Part Number
KSZ8841-16
Description
Single-port Ethernet Mac Controller With Non-pci Interface
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8841-16
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MBL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Part Number:
KSZ8841-16MQL A6
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL1
Manufacturer:
MIT
Quantity:
2 382
Part Number:
KSZ8841-16MVL1
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MVLI
Manufacturer:
MICREL
Quantity:
441
Part Number:
KSZ8841-16MVLI-TR
0
Bank 6 Wakeup Frame 2 Byte Mask 2 Register (0x08): WF2BM2
This register contains the next 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 33rd byte of
the Wake up frame 2. Setting bit 15 selects the 48th byte of the Wake up frame 2.
Bank 6 Wakeup Frame 2 Byte Mask 3 Register (0x0A): WF2BM3
This register contains the last 16 bytes mask values of the Wake up frame 2 patt
the Wake up frame 2. Setting bit 15 selects the 64th byte of the Wake up frame 2.
Bank 7 Wakeup Frame 3 CRC0 R
This register contains the expected CRC values of the Wake up frame 3 pattern.
The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is
wake-up byte mask registers.
Bank 7 Wakeup Frame 3 CRC1 R
This register contains the expected CRC values of the Wake up frame 3 pattern.
The value of the CRC calculated is based on the IEEE 802.3 Ethern
wake up byte mask registers.
Bank 7 Wakeup Frame 3 Byte Mask 0 Register (0x04): WF3BM0
This register contains the first 16 bytes mask values of the Wake up
the Wake up frame 3, setting bit 15 selects the 16th byte of the Wake up frame 3.
Bit
1
November 2005
Micrel Confidential
Bit
15-0
Bit
15-0
Bit
15-0
Bit
15-0
5-0
Default Value
0
Default Value
0
Default Value
0
Default Value
0
Default Value
0
R/W
RW
R/W
RW
R/W
RW
R/W
RW
R/W
RW
egister (0x00): WF3CRC0
egister (0x02): WF3CRC1
Description
WF2BM2
Wake-up frame 2 Byte Mask 2.
The next 16 bytes mask covering bytes 33 to 48 of a Wake-up frame 2 pattern.
Description
WF2BM3
Wake-up frame 2 Byte Mask 3.
The last 16 b
Description
WF3CRC0
Wake-up fram
The expecte
Description
WF3CRC1
Wake-up fr
The expected CRC value of a W
Description
WF3BM0
Wake up F
The first 16 byte mask of a Wake
rame 3 Byte Mask 0
ame 3 CRC (upper 16 bits).
d CRC value of a Wake up frame 3pattern.
ytes mask covering bytes 49 to 64 of a Wake-up frame 2 pattern.
e 3 CRC (lower 16 bits).
56
ake up frame 3 pattern.
up frame 3 pattern.
et standard, it is taken over the bytes specified in the
frame 3 pattern. Setting bit 0 selects the first byte of
ern. Setting bit 0 selects the 49th byte of
taken over the bytes specified in the
KSZ8841-16/32 MQL/MVL
Rev 1.3

Related parts for KSZ8841-16