KSZ8841-16 Micrel Semiconductor, KSZ8841-16 Datasheet - Page 83

no-image

KSZ8841-16

Manufacturer Part Number
KSZ8841-16
Description
Single-port Ethernet Mac Controller With Non-pci Interface
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8841-16
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MBL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Part Number:
KSZ8841-16MQL A6
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL1
Manufacturer:
MIT
Quantity:
2 382
Part Number:
KSZ8841-16MVL1
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MVLI
Manufacturer:
MICREL
Quantity:
441
Part Number:
KSZ8841-16MVLI-TR
0
Asynchronous Timing using Address Strobe (ADSN)
November 2005
Micrel Confidential
Symbol
Note1: Whe
ARDY is low
the ARDY returns to high.
Addr, AEN, BExN
t10
t11
t1
t2
t3
t4
t5
t6
t7
t8
t9
(Read Cycle)
( Write Cycle)
RDN, WRN
Write Data
Read Data
n CPU finished current Read or Write operat
Parameter
A1-A15, AEN, BExN[3:0] valid to RDN, WRN active
Read data valid to ARDY rising
Read data hold to RDN inactive
Write data setup to WRN inactive
Write data hold after WRN inactive
A1-A15, AEN, nBE[3:0] setup to ADSN rising
Read active to ARDY Low
A1-A15, AEN, BExN[3:0] hold after ADSN rising
Write inactive to ARDY Low
ARDY low (wait time) in read cycle (Note1)
(It is 0ns to read bank select register)
(It is 110ns to read QMU data register)
(It is 0ns to write bank select register)
(It is 85ns to write QMU data register)
ARDY low (wait time) in write cycle (Not
. During Read or Write operation if the ADR
ADSN
ARDY
ARDY
Table 17. Asynchronous Cycle using ADSN Timing Parameters
Figure 13. Asynchronous Cycle – Using ADSN
t1
83
t6
valid
t7
Y is low, the CPU has to keep the RDN/WRN low unti
ion, it can do next Read or Write operation even the
e1)
t10
t8
t4
valid
t2
Min
valid
2
4
4
2
4
2
0
0
t3
t5
Typ
t9
1
85
10
t11
Max
0.8
8
8
KSZ8841-16/32 MQL/MVL
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
l
Rev 1.3

Related parts for KSZ8841-16