S2052 AMCC (Applied Micro Circuits Corp), S2052 Datasheet - Page 3

• Manufacturer Part Number: S2052
• Description: Bicmos Pecl Clock Generator Fibre Channel And Gigabit Ethernet Transceiver
• Manufacturer: AMCC (Applied Micro Circuits Corp)

TRANSMITTER FUNCTIONAL
DESCRIPTION
The S2052 transmitter accepts parallel input data and
serializes it for transmission over fiber optic or coaxial
cable media. The chip is fully compatible with the ANSI
X3T11 Fibre Channel standard, and supports the Fi-
bre Channel Gigabit Ethernet standard’s data rates of
1250 and 1062 Mbit/sec. (See Figure 3.)
Parallel/Serial Conversion
The parallel-to-serial converter takes in 10-bit wide
data from the input latch and converts it to a serial
data stream. Parallel data is latched into the transmitter
on the positive going edge of TBC. The data is then
clocked synchronous to the clock synthesis unit serial
clock into the serial output shift register. The shift
register is clocked by the internally generated bit clock
which is 10x of the TBC inputfrequency. D0 is trans-
mitted first as described in annex N and Tables 22
and 23 of FC-PH. Table 1 shows the mapping of the
parallel data to the 8B/10B codes.
Transmit Byte Clock
The transmit byte clock input (TBC) must be supplied
with a clock source with 100 PPM tolerance to assure
that the transmitted data meets the Fibre Channel fre-
quency limits. The internal serial clock is frequency locked
to the reference clock (125.00 and 106.25 MHz).
Figure 4. Functional Waveform (1250 and 1062.5 Mbit/sec)
April 29, 1999 / Revision E
1. A.X. Widmer and P.A. Franaszek, “A Byte-Oriented DC Balanced (0,4) 8B/10B Transmission Code,” IBM Research Report RC 9391,
May 1982.
FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER
PARALLEL
DATA BUS
(Output)
TBC
(Input)
SERIAL DATA
RBC0
(Output)
RBC1
(Output)
COM_DET
(Output)
PARALLEL
DATA BUS
(Input)
K28.5
K28.5
K28.5
Byte 1
RECEIVER FUNCTIONAL DESCRIPTION
The S2052 receiver is designed to implement the ANSI
X3T11 Fibre Channel specification and the IEEE 802.3Z
Gigabit Ethernet receiver functions. A block diagram
showing the basic chip function is provided in Figure 3.
Whenever a signal is present, the S2052 attempts to
achieve synchronization on both bit and transmission-
word boundaries of the received encoded bit stream.
Received data from the incoming bit stream is pro-
vided on the device’s parallel data outputs.
The S2052 accepts serial encoded data from a fiber
optic or coaxial cable interface. The serial input stream is
the result of the serialization of 8B/10B encoded data by
an FC compatible transmitter. Clock recovery is performed
on-chip, with the output data presented to the Fibre
Channel transmission layer as 10-bit parallel data.
Table 1. Data Mapping to 8b/10b
TX[0:9] or
RX[0:9]
8b/10b alphabetic
representation
Byte 2
K28.5
Alphabetic Representation
Byte 3
0
a
Byte 4
1
b
K28.5
2
c
Byte 5
3
d
Data Byte
4
e
5
i
K28.5
6
f
7
g
S2052
8
h
9
j
3