PIC16C620 Microchip Technology, PIC16C620 Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16C620
Manufacturer Part Number
PIC16C620
Description
EPROM-Based 8-Bit CMOS Microcontroller
Manufacturer
Microchip Technology
Datasheet
1.PIC16C620.pdf
(108 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16C620-04/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16C620/JW
Manufacturer:
MICROCH
Quantity:
20 000
Part Number:
PIC16C620A-04/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16C620A-04/SO
Manufacturer:
MICROCHI
Quantity:
84
Part Number:
PIC16C620A-04/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16C620A-04I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16C620A-04I/SS
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16C620A-40/P
Manufacturer:
Microchip Technology
Quantity:
135
4.2.2
The special function registers are registers used by the
CPU and Peripheral functions for controlling the
desired operation of the device (Table 4-1). These
registers are static RAM.
TABLE 4-1:
Address Name
Bank 0
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh-1Eh Unimplemented
1Fh
Bank 1
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
8Eh
8Fh-9Eh
9Fh
1998 Microchip Technology Inc.
Note 1: Other (non power-up) resets include MCLR reset, Brown-out Reset and Watchdog Timer Reset during
Note 2: IRP & RPI bits are reserved, always maintain these bits clear.
Legend:
SPECIAL FUNCTION REGISTERS
INDF
TMR0
PCL
STATUS
FSR
PORTA
PORTB
Unimplemented
Unimplemented
Unimplemented
PCLATH
INTCON
PIR1
CMCON
INDF
OPTION
PCL
STATUS
FSR
TRISA
TRISB
Unimplemented
Unimplemented
Unimplemented
PCLATH
INTCON
PIE1
Unimplemented
PCON
Unimplemented
VRCON
normal operation.
—
= Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition,
shaded = unimplemented
SPECIAL REGISTERS FOR THE PIC16C62X
Addressing this location uses contents of FSR to address data memory (not a physical
register)
Timer0 Module’s Register
Program Counter's (PC) Least Significant Byte
Indirect data memory address pointer
Addressing this location uses contents of FSR to address data memory (not a physical
register)
Program Counter's (PC) Least Significant Byte
Indirect data memory address pointer
C2OUT
TRISB7
IRP
RBPU
IRP
VREN
Bit 7
RB7
GIE
GIE
—
—
—
—
—
—
—
(2)
(2)
INTEDG
C1OUT
TRISB6
RP1
RP1
VROE
CMIE
PEIE
CMIF
PEIE
Bit 6
RB6
—
—
—
—
—
(2)
(2)
TRISB5
T0CS
Bit 5
T0IE
T0IE
VRR
RP0
RB5
RP0
—
—
—
—
—
—
—
—
Write buffer for upper 5 bits of program counter
Write buffer for upper 5 bits of program counter
TRISA4
TRISB4
Preliminary
T0SE
INTE
INTE
Bit 4
RA4
RB4
TO
TO
—
—
—
—
—
TRISA3
TRISB3
RBIE
RBIE
Bit 3
RA3
RB3
PSA
VR3
CIS
PD
PD
—
—
—
The special registers can be classified into two sets
(core and peripheral). The special function registers
associated with the “core” functions are described in
this section. Those related to the operation of the
peripheral features are described in the section of that
peripheral feature.
TRISA2
TRISB2
Bit 2
T0IF
CM2
T0IF
RA2
RB2
PS2
VR2
—
—
—
Z
Z
TRISA1
TRISB1
Bit 1
INTF
INTF
CM1
POR
RA1
RB1
PS1
VR1
DC
DC
—
—
TRISA0
TRISB0
Bit 0
RBIF
RBIF
BOR
CM0
RA0
RB0
PS0
VR0
—
—
C
C
PIC16C62X
xxxx xxxx
xxxx xxxx
0000 0000
0001 1xxx
xxxx xxxx
---x 0000
xxxx xxxx
---0 0000
0000 000x
-0-- ----
00-- 0000
xxxx xxxx
1111 1111
0000 0000
0001 1xxx
xxxx xxxx
---1 1111
1111 1111
---0 0000
0000 000x
-0-- ----
---- --0x
000- 0000
POR Reset
Value on
—
—
—
—
—
—
—
—
—
DS30235G-page 17
Value on all
xxxx xxxx
uuuu uuuu
0000 0000
000q quuu
uuuu uuuu
---u 0000
uuuu uuuu
---0 0000
0000 000u
-0-- ----
00-- 0000
xxxx xxxx
1111 1111
0000 0000
000q quuu
uuuu uuuu
---1 1111
1111 1111
---0 0000
0000 000u
-0-- ----
---- --uq
000- 0000
resets
other
—
—
—
—
—
—
—
—
—
(1)