MT9074 Mitel Networks Corporation, MT9074 Datasheet - Page 84
![no-image](/images/no-image-200.jpg)
MT9074
Manufacturer Part Number
MT9074
Description
T1/E1/J1 Single Chip Transceiver
Manufacturer
Mitel Networks Corporation
Datasheet
1.MT9074.pdf
(122 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT9074AL
Manufacturer:
ZARLINK
Quantity:
1 238
Company:
Part Number:
MT9074AL1
Manufacturer:
ZARLINK
Quantity:
22
Company:
Part Number:
MT9074AP
Manufacturer:
MITEL
Quantity:
14
Part Number:
MT9074AP
Manufacturer:
ZARLINK
Quantity:
20 000
Company:
Part Number:
MT9074AP1
Manufacturer:
ZARLINK
Quantity:
227
Company:
Part Number:
MT9074APR1
Manufacturer:
ZARLINK
Quantity:
227
MT9074
84
Bit
1
0
(Page 3, Address 11H) (continued) (E1)
RCRS
Name
RAIS
Table 104 - Alarm Status Word 1
Remote Alarm Indication Status.
If one, there is currently a remote
alarm condition (i.e., received A bit
is one). If zero, normal operation.
Updated on a non-frame alignment
frame basis.
RAI and Continuous CRC Error
Status. If one, there is currently an
RAI and continuous CRC error
condition.
operation.
multiframe basis.
Functional Description
If
Updated
zero,
on
normal
a
Bit
7
6
5
4
3
2
1
0
Name
CALN CRC-4 Alignment. This bit changes
1SEC One Second Timer Status. This bit
KLVE Keep Alive. This bit is high when the
2SEC Two Second Timer Status. This bit
400T 400 msec. Timer Status. This bit
T1
T2
--
Table 105 - Timer Status Word
(Page 3, Address 12H) (E1)
changes state once every 0.5 second
and is synchronous with the 2SEC
timer.
changes state once every second and
is synchronous with the 1SEC timer.
changes state when the 400 msec.
CRC-4 multiframe alignment timer
expires.
Unused.
state
multiframe
achieved state changes of this bit are
synchronous with the receive CRC-4
synchronization signal.
AIS status bit has been high for at least
100msec. This bit will be low when AIS
goes low (I.431).
Timer One. This bit will be high upon
loss of terminal frame synchronization
persisting for 100 msec. This bit shall
be low when T2 becomes high. Refer
to I.431 Section 5.9.2.2.3.
Timer Two. This bit will be high when
the MT9074 acquires terminal frame
synchronization persisting for 10 msec.
This bit shall be low when non-normal
operational frames are received. I.431
Section 5.9.2.2.3.
Functional Description
every
Advance Information
alignment
msec.
When
has
CRC-4
been