LM3S5632 Luminary Micro, Inc, LM3S5632 Datasheet - Page 595

no-image

LM3S5632

Manufacturer Part Number
LM3S5632
Description
Lm3s5632 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S5632-IQR50-A0
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S5632-IQR50-A0
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S5632-IQR50-A0T
Manufacturer:
Texas Instruments
Quantity:
10 000
Reset
Type
USBRXCSRHn Device Mode
USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)
Base 0x4005.0000
Offset 0x117
Type R/W, reset 0x00
June 02, 2008
Bit/Field
AUTOCL
R/W
2
1
0
7
0
R/W
ISO
6
0
DMAEN
R/W
5
0
INCRX
DTWE
Name
DT
D I S N Y E T / P I D E R R
R/W
4
0
DMAMOD
R/W
3
0
R/W0C
Type
RO
RO
RO
2
0
reserved
RO
Reset
1
0
0
0
0
Preliminary
INCRX
R/W0C
0
0
Description
Data Toggle Write Enable
The CPU writes a 1 to this bit to enable the current state of the endpoint
0 data toggle to be written (see DT). This bit is automatically cleared
once the new value is written.
Data Toggle
When read, this bit indicates the current state of the endpoint 0 data
toggle. If DTWE is High, this bit may be written with the required setting
of the data toggle. If DTWE is Low, any value written to this bit is ignored.
Incomplete Receive
This bit is set in a high-bandwidth isochronous or interrupt transfer if the
packet received is incomplete. It is cleared when RXRDY is cleared.
Note:
If USB protocols are followed correctly, this bit should never
be set. The bit becoming set indicates a failure of the
associated peripheral device to behave correctly. (In anything
other than isochronous transfer, this bit always returns 0.)
LM3S5632 Microcontroller
595

Related parts for LM3S5632