z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 171

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
Table 85. LIN-UART Control 0 Register (UxCTL0)
PS022006-0207
RESET
FIELD
ADDR
BITS
R/W
LIN-UART Control 0 Register
TEN
R/W
7
0
The LIN-UART Control 0 register (see
LIN-UART’s transmit and receive operations.
TEN—Transmit Enable
This bit enables or disables the transmitter. The enable is also controlled by the CTS signal
and the CTSE bit. If the CTS signal is Low and the CTSE bit is 1, the transmitter is enabled.
0 = Transmitter disabled.
1 = Transmitter enabled.
REN—Receive Enable
This bit enables or disables the receiver.
0 = Receiver disabled.
1 = Receiver enabled.
CTSE—CTS Enable
0 = The CTS signal has no effect on the transmitter.
1 = The LIN-UART recognizes the CTS signal as an enable control for the transmitter.
PEN—Parity Enable
This bit enables or disables parity. Even or odd is determined by the PSEL bit.
0 = Parity is disabled. This bit is overridden by the MPEN bit.
1 = The transmitter sends data with an additional parity bit and the receiver receives an
PSEL—Parity Select
0 = Even parity is transmitted and expected on all received data.
1 = Odd parity is transmitted and expected on all received data.
SBRK—Send Break
This bit pauses or breaks data transmission. Sending a break interrupts any transmission in
progress, so ensure that the transmitter has finished sending data before setting this bit. In
standard UART mode, the duration of the break is determined by how long software leaves
this bit asserted. Also the duration of any required
timed by software before writing a new byte to be transmitted to the transmit data register.
In LIN mode, the master sends a Break character by asserting
additional parity bit.
REN
R/W
6
0
CTSE
R/W
5
0
P R E L I M I N A R Y
FF-E202H, FF-E212H
PEN
R/W
4
0
Table
PSEL
85) configures the basic properties of the
R/W
3
0
Stop
bits following the break must be
SBRK
R/W
2
0
SBRK
Product Specification
ZNEO
. The duration of the
STOP
R/W
1
0
Z16F Series
LIN-UART
LBEN
R/W
0
0
157

Related parts for z16f2811