z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 189

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
ESPI Register Overview
PS022006-0207
Comparison with Basic SPI Block
controlled by the SSIO bit of the ESPI mode register. The SS signal is an input on slave
devices and is an output on the active master device. Slave devices ignore transactions on
the bus unless their slave select input is asserted. In SPI MASTER mode, additional GPIO
pins are required to provide Slave Selects if there is more than one slave device.
The ESPI Control/Status Registers are summarized in
accessed by either Word (16-bit) or Byte operations.
Table 93. ESPI Registers
The ESPI module includes many enhancements when compared to the simpler SPI module
in other Z8 Encore!
and the SPI module as follows:
Word Address
XXXXX0
XXXXX2
XXXXX4
XXXXX6
Transmit and receive data buffer register added to support higher performance.
Multiple interrupt sources (transmit data, receive data, errors). SPI module only has
data transfer complete interrupt.
DMA controller interface (separate transmit and receive interfaces).
Register addresses redefined to facilitate 16-bit transfers on the ZNEO Z16F Series.
Transmit data command Register – new register to facilitate DMA interface and
Control Register:
– IRQE changed to DIRQE. This allows data interrupts to be disabled when using
– STR bit on the SPI module replaced with ESPIEN1. SPIEN replaced with
– BIRQ replaced with BRGCTL.
improve performance with 16-bit transfers. SSV and TEOF is set on same cycle on
which the data register is written.
DMA but still allow error interrupts.
ESPIEN0. This enhancement allows unidirectional transfers which minimizes
software or DMA overhead.
®
parts. This section highlights the differences between the ESPI module
Even Address
Data
Control
Status
Baud Rate High
P R E L I M I N A R Y
Odd Address
Transmit Data Command
Mode
State
Baud Rate Low
Enhanced Serial Peripheral Interface
Table
93. These registers are
Product Specification
ZNEO
Z16F Series
175

Related parts for z16f2811